



## MC9300/MC8300 Series

The MTTL complex functions are designed for digital applications in the medium to high-speed range.

These MTTL devices provide significant reduction in package count and increased logic per function over devices in the basic MTTL and MDTL families.

### INDEX

Function	Operating Temperature Range		Packages		Flat
	-55°C TO +125°C	0°C TO +75°C	Dual-in-line		
			Plastic	Ceramic	
Universal 4-Bit Shift Register	MC9300	MC8300	P	L	F
BCD to Decimal Decoder	MC9301	MC8301	P	L	F
Dual Full Adder	MC9304	MC8304	P	L	F
Presettable Decade Up/Down Counter	MC9306	MC8306	P	L	F
7-Segment Decoder	MC9307	MC8307	P	L	F
Dual 4-Bit Latch	MC9308	MC8308	P	L	F
Dual 4-Channel Data Selector	MC9309	MC8309	P	L	F
Presettable Decade Counter	MC9310	MC8310	P	L	F
One of Sixteen Decoder	MC9311	MC8311	P	L	F
8 Channel Data Selector	MC9312	MC8312	P	L	F
4 Bit Latch	MC9314	MC8314	P	L	F
4 Bit Binary Counter	MC9316	MC8316	P	L	F
7 Segment Decoder/Driver	MC9317	MC8317	P	L	F
8 Input Priority Encoder	MC9318	MC8318	P	L	F
Quad 2 Input Multiplexer	MC9322	MC8322	P	L	F
5 Bit Comparator	MC9324	MC8324	P	L	F
Dual 8 Bit Shift Register	MC9328	MC8328	P	L	F
One Shot Multivibrator	MC9601	MC8601	P	L	F
Dual One Shot Multivibrator	MC9602	MC8602	P	L	F


**UNIVERSAL  
4-BIT SHIFT REGISTER  
MC9300  
MC8300**

Compatible with all MTTL and MDTL families.

Input Loading Factor  
 $J, \bar{K}, \bar{MR}, DP_0, DP_1, DP_2, DP_3 = 1$   
 $\bar{PE} = 2.3$   
 Clock = 4  
 Output Loading Factor = 6  
 Total Power Dissipation = 300 mW typ/pkg  
 Propagation Delay Time = 25 ns typ


This serial/parallel shift register consists of four flip-flops operated in the synchronous mode. Functions available are shift left, shift right, serial-to-serial, parallel-to-parallel, serial-to-parallel, and parallel-to-serial conversion.

This device operates on the positive-going edge of the clock pulse in both the serial and parallel mode. The device includes an internal clock buffer, input clamp diodes to reduce ringing, Q outputs for all four stages,  $\bar{Q}$  output for the last stage, synchronous parallel entry, and an asynchronous master reset. The J and  $\bar{K}$  inputs are available, and may be tied together to produce a D input.






**MC9301**  
**MC8301**



This decoder converts four-bit BCD inputs to select one-of-ten outputs. The selected output is in the logic "0" state while all other outputs are in the logic "1" state. When a binary code greater than nine is applied to the inputs, all outputs will be in the logic "1" state. This device is useful in memory selection, industrial control, and data routing applications.



Input Loading Factor = 1  
Output Loading Factor = 10  
Total Power Dissipation = 125 mW typ/pkg  
Propagation Delay Time = 22 ns typ

TRUTH TABLE

INPUT				OUTPUT									
D	C	B	A	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	1	1	1	1	1	1	1	0
0	0	0	1	1	1	1	1	1	1	1	1	0	1
0	0	1	0	1	1	1	1	1	1	1	0	1	1
0	0	1	1	1	1	1	1	1	1	0	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	0	1	1	1	1	1	1
0	1	1	0	1	1	1	0	1	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1	1	1
1	0	0	1	0	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1




DUAL FULL ADDER

**MC9304**  
**MC8304**

This device consists of two independent, high-speed, binary full adders, with complementary Sum outputs. Adder two has provisions for both active high and active low inputs. Carry In and Carry Out of adder two are complementary to those of adder one. These choices provide greater design flexibility and minimum package count.

ADDER 1

INPUT			OUTPUT		
C <sub>in1</sub>	B1	A1	$\overline{C_{out1}}$	$\overline{S1}$	S1
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1



ADDER 2

INPUT					OUTPUT		
$\overline{C_{in2}}$	B2	A2	$\overline{B2}$	$\overline{A2}$	C <sub>out2</sub>	S2	$\overline{S2}$
0	0	0	0	0	1	1	0
0	0	0	0	1	1	0	1
0	0	0	1	0	1	0	1
0	0	0	1	1	0	1	0
0	0	1	0	0	1	1	0
0	0	1	0	1	1	1	0
0	0	1	1	0	1	0	1
0	0	1	1	1	1	0	1
0	1	0	0	0	1	1	0
0	1	0	0	1	1	0	1
0	1	0	1	0	1	1	0
0	1	0	1	1	1	0	1
0	1	1	0	0	1	1	0
0	1	1	0	1	1	1	0
0	1	1	1	0	1	1	0
0	1	1	1	1	1	1	0
1	0	0	0	0	1	0	1
1	0	0	0	1	0	1	0
1	0	0	1	0	0	1	0
1	0	0	1	1	0	0	1
1	0	1	0	0	1	0	1
1	0	1	0	1	1	0	1
1	0	1	1	0	0	1	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	0	1
1	1	0	0	1	0	1	0
1	1	0	1	0	1	0	1
1	1	0	1	1	0	1	0
1	1	1	0	0	1	0	1
1	1	1	0	1	1	0	1
1	1	1	1	0	1	0	1
1	1	1	1	1	1	0	1

Input Loading Factors:

- Adder 1: A1, B1, C<sub>in1</sub> = 4
- Adder 2:  $\overline{A2}$ ,  $\overline{B2}$ , C<sub>in2</sub> = 4
- A2, B2 = 1

Output Loading Factors:

- Adder 1: C<sub>out1</sub> = 7
- S1 = 10
- $\overline{S1}$  = 9
- Adder 2: C<sub>out2</sub> = 7
- S2 = 9
- $\overline{S2}$  = 10

Total Power Dissipation = 110 mW typ/pkg

TYPICAL PROPAGATION DELAY TIMES (ns)  
T<sub>A</sub> = 25°C

INPUT	t <sub>pd-</sub>		t <sub>pd+</sub>	
	C <sub>out</sub>	$\overline{S}$	C <sub>out</sub>	$\overline{S}$
C <sub>in</sub>	8.0	—	8.0	—
A1	—	25	—	28

PRESETTABLE  
DECADE UP/DOWN COUNTER

MTTL Complex Functions **MOTOROLA**




**MC9306**  
**MC8306**

Add Suffix L for 24-pin dual in-line ceramic package (Case 623).  
Suffix P for 24-pin dual in-line plastic package (Case 649) MC8306 only.

The MC9306/8306 decade counter is constructed of four master-slave J-K flip-flops driven synchronously. Parallel inputs (P0 thru P3) provide synchronous loading capability. Outputs from each stage (Q0 thru Q3) are available. An active low enable (PE) allows entry of data into the



preset inputs (P0 thru P3). The Count Enable inputs (CE0 thru CE5) and the terminal count (TC) output provide for cascading of up to seven stages without external gating. A single count mode input (CD) determines the direction of count.



BCD-TO-SEVEN SEGMENT  
DECODER


**MC9307**  
**MC8307**

This device decodes a 4-bit BCD code input and produces outputs suitable for use with seven-segment display indicators. Active high outputs permit a buffer transistor to be used directly to provide the high currents required for incandescent displays. The device has provision for automatic blanking of non-significant zeros in a multi-digit decimal number, resulting in an easily readable display. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output ( $\overline{RBO}$ ) of a decoder to the Ripple Blanking Input ( $\overline{RBI}$ ) of the next lower stage device. The decoder has an active low Lamp Test input which over-rides all other inputs to test for display segment malfunctions.



SEGMENT IDENTIFICATION

NUMERICAL DESIGNATION – SEGMENTS ILLUMINATED



	MC9307	MC8307
Input Loading Factors		
A, B, C, D	1	1
$\overline{RBI}$	1	0.5
LT	5	4.3
Output Loading Factors		
a thru g	8	7
$\overline{RBO}$	2	1.5

Total Power Dissipation = 165 mW typ/pkg  
Propagation Delay Time (Input to Segment Outputs) = 250 ns typ



TRUTH TABLE

DIGIT OR FUNCTION	INPUT							OUTPUT							
	LT Pin 3	$\overline{RBI}$ Pin 5	D Pin 6	C Pin 2	B Pin 1	A Pin 7	a Pin 13	b Pin 12	c Pin 11	d Pin 10	e Pin 9	f Pin 15	g Pin 14	$\overline{RBO}$ Pin 4	
8	0	X	X	X	X	X	1	1	1	1	1	1	1	1	
0	1	1	0	0	0	0	1	1	1	1	0	0	0	1	
1	1	X	0	0	0	1	1	1	0	1	1	0	1	1	
2	1	X	0	0	1	0	1	1	1	1	0	0	1	1	
3	1	X	0	0	1	1	1	1	1	1	0	0	1	1	
4	1	X	0	1	0	0	0	1	1	0	0	1	1	1	
5	1	X	0	1	0	1	1	0	1	1	0	1	1	1	
6	1	X	0	1	1	0	1	0	1	1	1	1	1	1	
7	1	X	0	1	1	1	1	1	1	1	0	0	0	1	
8	1	X	1	0	0	0	1	1	1	1	1	1	1	1	
9	1	X	1	0	0	1	1	1	1	1	0	1	1	1	
10	1	X	1	0	1	0	0	0	0	1	1	0	1	1	
11	1	X	1	0	1	1	0	0	0	1	0	0	1	1	
12	1	X	1	1	0	0	0	1	1	0	0	1	1	1	
13	1	X	1	1	0	1	0	1	1	0	1	1	1	1	
14	1	X	1	1	1	0	0	0	0	1	1	1	1	1	
15	1	X	1	1	1	1	0	0	0	0	0	0	0	1	

X = Don't care



# MC9308 MC8308



VCC = Pin 24  
GND = Pin 12

Input Loading Factors:  
D0, D1, D2, D3 = 1.5  
MR,  $\bar{E}0$ ,  $\bar{E}1$  = 1.0  
Output Loading Factor = 9


Total Power Dissipation = 325 mW typ/pkg  
Propagation Delay Time (Enable to Output) = 25 ns typ

This device is constructed of AND, NAND, and NOR gates. Each half of the device contains four latches with common enable ( $\bar{E}0$ ) and  $\bar{E}1$ ) and common Master Reset ( $\overline{MR}$ ). Data entered at the D input of each latch will appear at the corresponding Q output if the enable inputs are in the logic "0" state. When the enable inputs are in the logic "1" state, each latch will maintain the information present when the enable inputs were last in the logic "0" state. The master reset input overrides all other input states. When a logic "0" is applied to the  $\overline{MR}$  input, all outputs of the quad latch will be forced to a logic "0".

INPUTS							OUTPUTS			
$\overline{MR}$	$\bar{E}0$	$\bar{E}1$	D3	D2	D1	D0	Q3	Q2	Q1	Q0
1	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	0	1
1	0	0	0	0	1	0	0	0	1	0
1	0	0	0	1	0	0	0	1	0	0
1	0	0	1	0	0	0	1	0	0	0
1	0	0	1	0	1	1	0	0	1	1
1	0	0	1	1	0	1	0	1	0	1
1	0	0	1	1	1	0	1	1	1	0
1	0	0	1	1	1	1	1	1	1	1
1	0	1	X	X	X	X	1	0	1	1
1	1	0	X	X	X	X	1	1	0	1
1	1	1	X	X	X	X	1	1	1	0
0	X	X	X	X	X	X	0	0	0	0


X = Don't Care

### LOGIC DIAGRAM 1/2 OF DEVICE SHOWN



DUAL 4-CHANNEL  
DATA SELECTOR

**MC9309**  
**MC8309L**



This device consists of two four-channel data selectors with common control lines, constructed from high-level AND-OR-INVERT gates with active pullup outputs, and low-level inverters on the control inputs. By selecting one of four logic combinations, information on one of the four data inputs will be routed to the complementary outputs.


Data selectors are useful in applications where digital data is to be routed from one of several registers or locations to another register or location for processing.

The MC9309/8309 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output buss.

**TYPICAL PROPAGATION DELAY TIMES (ns)**  
T<sub>A</sub> = 25°C

INPUT	Z	Z̄	CONDITIONS
A	24	16	X0 = X2 = X3 = logic "0", X1 = logic "1". A and B are defined by the logic equations.
X1	17	9	

**LOW-LEVEL INVERTER**







**MC9310**  
**MC8310L**

COUNT SEQUENCE TRUTH TABLE

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

The MC9310/8310 decade counter consists of four J-K master-slave flip-flops plus additional gating to accomplish the counter function. Parallel inputs are provided for presetting data and parallel outputs for full counting flexibility.


An asynchronous master reset ( $\overline{MR}$ ) clears all flip-flops regardless of other input states. Parallel information may be preset only while the parallel enable ( $\overline{PE}$ ) is in the logic "0" state.

Inputs  $C_{EP}$  and  $C_{ET}$  and output TC are useful in cascading counters. TC provides an output pulse each time the counter reaches its maximum count.

Input Loading Factors:

- $\overline{MR}$ ,  $C_{EP}$  = 1
- Clock,  $\overline{PE}$ ,  $C_{ET}$  = 2
- $P_0$ ,  $P_1$ ,  $P_2$ ,  $P_3$  = 2/3
- Output Loading Factor = 6


- Total Power Dissipation = 300 mW typ/pkg
- Propagation Delay Time = 14 to 35 ns typ
- Toggle Frequency = 28 MHz typ



ONE-OF-SIXTEEN DECODER



**MC9311**  
**MC8311**



This device converts four BCD inputs to select one of sixteen outputs. The selected output is in the logic "0" state while all other outputs are in the logic "1" state. Two Enable inputs are provided for increased logic capability. This device is useful in memory selection control and data routing applications.

Input Loading Factor = 1  
Output Loading Factor = 10

Total Power Dissipation = 175 mW typ/pkg  
Propagation Delay Time Enable to Output = 26 ns max


INPUT						OUTPUT															
$\bar{E}0$	$\bar{E}1$	D	C	B	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

X = Don't care

8-CHANNEL  
DATA SELECTOR




**MC9312**  
**MC8312**




This 8-channel data selector is constructed from high-level and low-level gates interconnected as shown in the logic diagram. It is a logical implementation of a single pole, eight position switch with the switch position controlled by the state of the select inputs, A, B, and C. Complementary outputs are provided. The Enable input is active in the low state. When the Enable input is high, the Z̄ output is high and the Z output low, regardless of the state of the other inputs.

ENABLE-INPUT INVERTER



LOW-LEVEL INVERTER





QUAD LATCH

**MC9314**  
**MC8314**

The MC9314/8314 four-bit latch can be used mainly for storage of information. In this versatile device, storage can be achieved in different ways by combining the states of the D and  $\bar{S}$  inputs as shown by the truth table. The enable ( $\bar{E}$ ) and master reset ( $\bar{MR}$ ) inputs provide the added flexibility of cascading several of these latches for multi-bit storage in high-speed systems applications.


In the D-type latch operation, when the  $\bar{E}$  and  $\bar{S}$  inputs are in the "0" state and the  $\bar{MR}$  input is in the "1" state, the data is processed thru and no information is stored. In this case the state of the outputs follows the D input. When  $\bar{E}$  is switched to the "1" state while  $\bar{MR}$  remains in the "1" state, the information present at the outputs is stored and is not affected by the state of the other

inputs.

When operated in the set/reset mode, with  $\bar{E}$  in the "0" state and  $\bar{MR}$  in the "1" state, the output is reset if D is "0", or set if S is "0". In each latch the D and S signals are wire-ANDed together, thus if both D and  $\bar{S}$  are "0", the D signal will prevail, and the output will reset. If both D and  $\bar{S}$  are "1", or if the enable changes to the "1" state, the outputs will remain at the level stored prior to the change.

When  $\bar{MR}$  is switched to the "0" state, all outputs will be forced into the "0" state for as long as  $\bar{MR}$  stays low.

This device has input protection diodes, and active pull-up configurations at all outputs.



OPERATION	INPUT				OUTPUT $Q_n$
	$\bar{MR}$	$\bar{E}$	$\bar{S}$	D	
D Mode	1	0	0	0	0
	1	0	0	1	1
	1	1	X	X	$Q_{n-1}$
R/S Mode	1	0	0	0	0
	1	0	0	1	1
	1	0	1	0	0
	1	0	1	1	$Q_{n-1}$
	1	1	X	X	$Q_{n-1}$
Device Reset	0	X	X	X	0

X = Don't care.

Input Loading Factor:

D Inputs = 1.5

All Other Inputs = 1

Output Loading Factor = 10

Total Power Dissipation = 200 mW typ/pkg

VCC = Pin 16  
Gnd = Pin 8



**MC9316**  
**MC8316**

COUNT SEQUENCE TRUTH TABLE

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

The MC9316/8316 hexadecimal counter consists of four J-K master-slave flip-flops plus additional gating to accomplish the counter function. Parallel inputs are provided for presetting data and parallel outputs for full counting flexibility.

An asynchronous master reset ( $\overline{MR}$ ) clears all flip-flops regardless of other input states. Parallel information may be preset only while the parallel enable ( $\overline{PE}$ ) is in the logic "0" state.

Inputs  $C_{EP}$  and  $C_{ET}$  and output TC are useful in cascading counters. TC provides an output pulse each time the counter reaches its maximum count.

Input Loading Factors:

$\overline{MR}$ ,  $C_{EP}$  = 1

Clock,  $\overline{PE}$ ,  $C_{ET}$  = 2


P0, P1, P2, P3 = 2/3

Output Loading Factor = 6

Total Power Dissipation = 300 mW typ/pkg

Propagation Delay Time = 14 to 35 ns typ


Toggle Frequency = 28 MHz typ






SEVEN SEGMENT DECODER

**MC9317**  
**MC8317**



**Figure 1**  
Segment Designation




**Figure 2**  
Truth Table

LT	RB1	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	$\bar{a}$	$\bar{b}$	$\bar{c}$	$\bar{d}$	$\bar{e}$	$\bar{f}$	$\bar{g}$	RB0	Decimal or Function
L	X	X	X	X	X	L	L	L	L	L	L	L	H	0
H	L	L	L	L	L	H	H	H	H	H	H	H	L	0
H	H	L	L	L	L	L	L	L	L	L	L	L	H	1
	X	H	L	L	L	H	H	H	H	L	L	L	H	2
		L	H	L	L	L	L	H	L	L	L	L	H	3
		H	H	L	L	L	L	L	L	H	H	L	H	4
		L	L	H	L	H	L	L	H	L	L	L	L	5
		H	L	H	L	L	H	L	L	L	L	L	H	6
		L	H	H	L	H	H	L	L	L	L	L	H	7
		L	L	L	H	L	L	L	L	L	L	L	H	8
		H	L	L	H	L	L	L	H	H	L	L	H	9
		L	H	L	H	H	H	H	H	H	H	H	L	10
		H	H	L	H	H	H	H	H	H	H	H	L	11
		L	L	H	H	H	H	H	H	H	H	H	L	12
		H	L	H	H	H	H	H	H	H	H	H	L	13
		L	H	H	H	H	H	H	H	H	H	H	L	14
H	X	H	H	H	H	H	H	H	H	H	H	H	L	15

H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care Condition

**Figure 3**  
Numerical Designations



8-INPUT  
PRIORITY ENCODER




**MC9318**  
**MC8318**

Input Loading Factor:  
 $\bar{D}0 = 1$   
 All Other Inputs = 2

Output Loading Factor:  
 $\bar{E}_{out} = 5$   
 $\bar{G}S = 6$   
 $\bar{Q}0, \bar{Q}1, \bar{Q}2 = 10$

Total Power Dissipation = 225 mW typ/pkg

The MC9318/8318 is an eight-bit priority encoder which converts a one-of-eight code to a three-bit binary code in order of priority, with  $\bar{D}7$  assigned the highest priority. All inputs and outputs are active in the low state. The  $\bar{E}_{in}$  (input enable) forces all outputs high and overrides all the data inputs, allowing new data to settle on the inputs without affecting the outputs until the  $\bar{E}_{in}$  is switched low. The  $\bar{G}S$  (group signal) is low when any input is low. The  $\bar{E}_{out}$  is low only when all inputs are high. The  $\bar{E}_{out}$ , when used in conjunction with the  $\bar{E}_{in}$  is cascaded encoders, provides priority encoding of N input signals.



$\bar{E}_{in}$	INPUT								OUTPUT				
	$\bar{D}7$	$\bar{D}6$	$\bar{D}5$	$\bar{D}4$	$\bar{D}3$	$\bar{D}2$	$\bar{D}1$	$\bar{D}0$	$\bar{G}S$	$\bar{Q}2$	$\bar{Q}1$	$\bar{Q}0$	$\bar{E}_{out}$
1	X	X	X	X	X	X	X	X	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	0	X	X	X	X	X	X	X	0	0	0	0	1
0	1	0	X	X	X	X	X	X	0	0	0	1	1
0	1	1	0	X	X	X	X	X	0	0	1	0	1
0	1	1	1	0	X	X	X	X	0	0	1	1	1
0	1	1	1	1	0	X	X	X	0	1	0	0	1
0	1	1	1	1	1	0	X	X	0	1	0	1	1
0	1	1	1	1	1	1	0	X	0	1	1	0	1
0	1	1	1	1	1	1	1	0	0	1	1	1	1


X = Don't Care



**MC9322**

**MC8322**

**DESCRIPTION** — The MC9322/8322 is a Monolithic, High Speed, Quad Two-Input Digital Multiplexer Circuit. It consists of four multiplexing circuits with common select and enable logic; each circuit contains two inputs and one output. The circuit uses TTL for high speed, high fan out operation and is compatible with all other members of the Motorola TTL family.



**TRUTH TABLE**

Enable	Select Input	Inputs		Output
E	S	I <sub>0X</sub>	I <sub>1X</sub>	Z <sub>X</sub>
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Either HIGH or LOW Logic Level






# MC9324 MC8324

The MC9324/8324 compares two 5-bit binary words, A and B. The outputs indicate the three possible relations between A and B:  $A < B$ ,  $A = B$ , and  $A > B$ .

Outputs for the conditions  $A < B$  and  $A > B$  are generated in only three gate delays. For detecting  $A = B$ , one NOR gate is used at those two outputs to sense "A not greater and not less than B". All three outputs may be activated by the active-low Enable input,  $\bar{E}$ .

This 5-bit comparator may be expanded for use with larger words. To do that, the  $A > B$  and  $A < B$  outputs of one device are tied to an A and a B input (respectively) on another comparator.

It should be noted that the A4 and B4 inputs are the most significant inputs, and A0 and B0 the least significant. Thus if A4 is high and B4 is low, the  $A > B$  output will be high regardless of the state of any other inputs (except  $\bar{E}$ ).






**MC9328**  
**MC8328**

The MC9328/8328 is a monolithic dual 8-bit serial shift register. Each 8-bit register is provided with a 2-input multiplexer circuit and complementary serial outputs. The two registers can be clocked together with a common line, or clocked separately with separate lines. A common Master Reset input is active in the low level and overrides all other inputs.

Input Loading Factors:  
MR, D0, D1 = 1  
D<sub>S</sub> = 2  
Clock - Pins 7, 10 = 1.5  
Pin 9 = 3  
Output Loading Factor = 6

Total Power Dissipation = 250 mW typ/pkg  
Propagation Delay Time = :  
Clock to Output, t<sub>pd-</sub> = 22 ns typ  
t<sub>pd+</sub> = 13 ns typ  
MR to Output, t<sub>pd-</sub> or t<sub>pd+</sub> = 35 ns typ

V<sub>CC</sub> = Pin 16  
GND = Pin 8




**RETRIGGERABLE**  
**MONOSTABLE**  
**MULTIVIBRATOR**



**MC9601F**  
**MC8601F**

The MC9601/8601 monostable multivibrator may be triggered from either edge of an input pulse and will produce accurate output pulse over a wide range of widths. The duration and accuracy of the complementary output pulses are determined by the external timing components, R<sub>X</sub> and C<sub>X</sub>. Each time the input conditions for triggering are met the external timing capacitor, C<sub>X</sub>, is discharged, starting a new output pulse. The output goes to the high state while C<sub>X</sub> is being discharged and remains there until the capacitor recharges through R<sub>X</sub>, to a threshold determined by an internal comparator. Input pulses applied during the active state again discharge the capacitor, thus adding another full timing cycle to the output pulse width. This retriggering feature can be inhibited if not required.

Input Loading Factor = 1  
Output Loading Factor:  
MC9601 = 6  
MC8601 = 8  
Total Power Dissipation = 80 mW typ/pkg  
Propagation Delay Time = 25 ns typ



DUAL RETRIGGERABLE  
RESETTABLE  
MONOSTABLE  
MULTIVIBRATOR


**MC9602**  
**MC8602**

MTTL Complex Functions **MOTOROLA**



Add Suffix F for TO-86 ceramic flat package (Case 607).  
Suffix L for TO-116 ceramic dual in-line package (Case 632).  
Suffix P for TO-116 plastic dual in-line package (Case 646) MC8602 only.

The MC9602/8602 monostable multivibrator may be triggered from either edge of an input pulse and will produce accurate output pulse over a wide range of widths. The duration and accuracy of the complementary output pulses are determined by the external timing components,  $R_X$  and  $C_X$ . Each time the input conditions for triggering are met the external timing capacitor,  $C_X$ , is discharged, starting a new output pulse. The output goes to the high state while  $C_X$  is being discharged and remains there until the capacitor recharges through  $R_X$ , to a threshold determined by an internal comparator. Input pulses applied during the active state again discharge the capacitor, thus adding another full timing cycle to the output pulse width. This retriggering feature can be inhibited if not required.



Input Loading Factor = 1  
Output Loading Factor:  
MC9602 = 6  
MC8602 = 8  
Total Power Dissipation = 160 mW typ/pkg  
Propagation Delay Time = 25 ns typ

For  $C_X > 1000 \text{ pF}$   
 $PW = 0.35 R_X C_X \left( 1 + \frac{0.85}{R_X} \right)$   
For  $C_X < 1000 \text{ pF}$  see Figure 1