

# 4-Mbit (256 K × 16) Static RAM

### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V to 2.25 V

■ Pin compatible with CY62147DV18

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in a Pb-free 48-ball very fine ball grid array (VFBGA) package


# **Functional Description**

The CY62147EV18 is a high performance CMOS static RAM organized as 256 K words by 16 bits. This device features

advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both the Byte High Enable and the Byte Low Enable are disabled (BHE, BLE HIGH), or during an active write operation (CE LOW and WE LOW).

 $\overline{\text{To}}$  write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins apears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.



**Cypress Semiconductor Corporation**Document Number: 38-05441 Rev. \*J





## **Contents**

| Product Portfolio              | 3 |
|--------------------------------|---|
| Pin Configuration              |   |
| Maximum Ratings                |   |
| Operating Range                |   |
| Electrical Characteristics     |   |
| Capacitance                    |   |
| Thermal Resistance             |   |
| AC Test Loads and Waveforms    | 5 |
| Data Retention Characteristics |   |
| Data Retention Waveform        |   |
| Switching Characteristics      |   |
| Switching Waveforms            |   |
| Truth Table                    |   |

| Ordering Information                    | 12 |
|---|----|
| Ordering Code Definitions               |    |
| Package Diagram                         |    |
| Acronyms                                | 14 |
| Document Conventions                    | 14 |
| Units of Measure                        | 14 |
| Document History Page                   | 15 |
| Sales, Solutions, and Legal Information | 17 |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC® Solutions                         | 17 |
| Cypress Developer Community             | 17 |
| Technical Support                       |    |
|   |    |




## **Product Portfolio**

|               |                                   |                    |            |                                |                    |                      | Power Di           | ssipation                                |                    |     |
|---------------|-----------------------------------|--------------------|------------|--------------------------------|--------------------|----------------------|--------------------|--|--------------------|-----|
| Product       | Product V <sub>CC</sub> Range (V) |                    | Speed (ns) | Operating I <sub>CC</sub> (mA) |                    |                      |                    | Standby I (A)                            |                    |     |
| Product       |                                   |                    |            | f = 1MHz                       |                    | f = f <sub>max</sub> |                    | - Standby I <sub>SB2</sub> (μ <b>A</b> ) |                    |     |
|               | Min                               | Typ <sup>[1]</sup> | Max        |                                | Typ <sup>[1]</sup> | Max                  | Typ <sup>[1]</sup> | Max                                      | Typ <sup>[1]</sup> | Max |
| CY62147EV18LL | 1.65                              | 1.8                | 2.25       | 55                             | 2                  | 2.5                  | 15                 | 20                                       | 1                  | 7   |

# **Pin Configuration**

Figure 1. 48-Ball VFBGA pinout [2, 3]



- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C
   NC pins are not connected on the die.
   Pins H1, G2, and H6 in the VFBGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.



# **Maximum Ratings**

Exceeding the maximum ratings may shorten the battery life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential .....-0.2 V to + 2.45 V (V<sub>CCmax</sub> + 0.2 V) DC voltage applied to outputs in High Z state  $^{[4, 5]}$ ......-0.2 V to 2.45 V ( $V_{CCmax}$  + 0.2 V)

| DC input voltage $^{[4,5]}$ –0.2 V to 2.45 V (V $_{\rm CCmax}$ + 0.2 V) |
|---|
| Output current into outputs (LOW)                                       |
| Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V            |
| Latch up current> 200 mA  |

# **Operating Range**

| Device        | Range      | Ambient<br>Temperature | <b>V</b> <sub>CC</sub> <sup>[6]</sup> |
|---------------|------------|------------------------|---------------------------------------|
| CY62147EV18LL | Industrial | –40 °C to +85 °C       | 1.65 V to<br>2.25 V                   |

### **Electrical Characteristics**

Over the Operating Range

|                                 | B  | T . ( 0 199   |   |      | 55 n           | s                     |      |
|---------------------------------|--|---|---|------|----------------|-----------------------|------|
| Parameter                       | Description                                | Test Conditions   |   |      | <b>Typ</b> [7] | Max                   | Unit |
| V <sub>OH</sub>                 | Output high voltage                        | I <sub>OH</sub> = -0.1 mA   |   | 1.4  | _              | _                     | V    |
| V <sub>OL</sub>                 | Output low voltage                         | I <sub>OL</sub> = 0.1 mA  |   |      | _              | 0.2                   | V    |
| V <sub>IH</sub>                 | Input high voltage                         | V <sub>CC</sub> = 1.65 V to 2.25 V  |   | 1.4  | _              | V <sub>CC</sub> + 0.2 | V    |
| V <sub>IL</sub>                 | Input low voltage                          | V <sub>CC</sub> = 1.65 V to 2.25 V  |   | -0.2 | _              | 0.4                   | V    |
| I <sub>IX</sub>                 | Input leakage current                      | $GND \le V_1 \le V_{CC}$  |   | -1   | _              | +1                    | μΑ   |
| I <sub>OZ</sub>                 | Output leakage current                     | $GND \le V_O \le V_{CC}$ , Output Disa  | bled  | -1   | _              | +1                    | μΑ   |
| I <sub>CC</sub>                 | V <sub>CC</sub> operating supply current   | $f = f_{max} = 1/t_{RC}$  | V <sub>CC(max)</sub> = 2.25 V<br>I <sub>OUT</sub> = 0 mA<br>CMOS levels | -    | 15             | 20                    | mA   |
|                                 |  | f = 1 MHz   | V <sub>CC(max)</sub> = 2.25 V   | _    | 2              | 2.5                   | mA   |
| I <sub>SB1</sub> <sup>[8]</sup> | Automatic power down current – CMOS inputs | $eq:continuous_continuous$ | V <sub>CC(max)</sub> = 2.25 V   | -    | 1              | 7                     | μΑ   |
| I <sub>SB2</sub> [8]            | Automatic power down current – CMOS inputs | $\begin{array}{ c c c c c }\hline \hline CE \ge V_{CC} - 0.2 \text{ V or} \\ \hline (BHE \text{ and BLE}) \ge V_{CC} - 0.2 \text{ V,} \\ \hline V_{IN} \ge V_{CC} - 0.2 \text{ V or} \\ \hline V_{IN} \le 0.2 \text{ V, f} = 0, \\ \hline V_{CC} = V_{CC} \text{ (max)} \end{array}$  | V <sub>CC(max)</sub> = 2.25 V   | _    | 1              | 7                     | μА   |

### Notes

- 4.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 v for pulse durations less than 20 ns.
   V<sub>IL(min)</sub> = -2.0 v for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub>+0.5 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C
   Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub>/I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


| Parameter [9]    | Description        | Test Conditions   | Max | Unit |
|------------------|--------------------|---|-----|------|
| C <sub>IN</sub>  | Input capacitance  | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$ | 10  | pF   |
| C <sub>OUT</sub> | Output capacitance |   | 10  | pF   |

## **Thermal Resistance**

| Parameter [9]     | Description                              | Test Conditions  | VFBGA<br>Package | Unit |
|-------------------|--|--|------------------|------|
| $\Theta_{JA}$     | Thermal resistance (junction to ambient) | Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | 75               | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case)    |  | 10               | °C/W |

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



| Parameters      | 1.80V | Unit |
|-----------------|-------|------|
| R1              | 13500 | Ω    |
| R2              | 10800 | Ω    |
| R <sub>TH</sub> | 6000  | Ω    |
| V <sub>TH</sub> | 0.80  | V    |

Note
9. Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

| Parameter                        | Description                          | Conditions   | Min | Typ <sup>[10]</sup> | Max | Unit |
|----------------------------------|--------------------------------------|--|-----|---------------------|-----|------|
| $V_{DR}$                         | V <sub>CC</sub> for data retention   |  | 1.0 | -                   | -   | V    |
| CCDR <sup>[11]</sup>             | Data retention current               | $V_{CC}$ = 1.0 V,<br>$\overline{CE} \ge V_{CC} - 0.2 \text{ V or}$<br>$\overline{(BHE \text{ and } \overline{BLE})} \ge V_{CC} - 0.2 \text{ V,}$<br>$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$ | -   | 0.5                 | 5   | μА   |
| t <sub>CDR</sub> <sup>[12]</sup> | Chip deselect to data retention time |  | 0   | -                   | -   | ns   |
| t <sub>R</sub> <sup>[13]</sup>   | Operation recovery time              |  | 55  | _                   | -   | ns   |

## **Data Retention Waveform**





- 10. Typical values <u>are included for reference only and are not guaranteed or tested</u>. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.
- 11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub>/ I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 12. Tested initially and after any design or process changes that may affect these parameters.
- 13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  14. BHE. BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range

| Parameter [15,16] | Description                     | 55       | ns  | I I mid |
|-------------------|---------------------------------|----------|-----|---------|
| Parameter [10,10] | Description                     | Min      | Max | Unit    |
| Read Cycle        |                                 | <u> </u> |     |         |
| t <sub>RC</sub>   | Read cycle time                 | 55       | _   | ns      |
| t <sub>AA</sub>   | Address to data valid           | -        | 55  | ns      |
| t <sub>OHA</sub>  | Data hold from address change   | 10       | _   | ns      |
| t <sub>ACE</sub>  | CE LOW to data valid            | -        | 55  | ns      |
| t <sub>DOE</sub>  | OE LOW to data valid            |          | 25  | ns      |
| t <sub>LZOE</sub> | OE LOW to Low Z [17]            | 5        | _   | ns      |
| t <sub>HZOE</sub> | OE HIGH to High Z [17, 18]      | -        | 18  | ns      |
| t <sub>LZCE</sub> | CE LOW to Low Z [17]            | 10       | -   | ns      |
| t <sub>HZCE</sub> | CE HIGH to High Z [17, 18]      | _        | 18  | ns      |
| t <sub>PU</sub>   | CE LOW to power up              | 0        | -   | ns      |
| t <sub>PD</sub>   | CE HIGH to power down           | _        | 55  | ns      |
| t <sub>DBE</sub>  | BLE/BHE LOW to data valid       | _        | 55  | ns      |
| t <sub>LZBE</sub> | BLE/BHE LOW to Low Z [17]       | 10       | -   | ns      |
| t <sub>HZBE</sub> | BLE/BHE HIGH to High Z [17, 18] | _        | 18  | ns      |
| Write Cycle [19]  |                                 |          |     |         |
| t <sub>WC</sub>   | Write cycle time                | 45       | -   | ns      |
| t <sub>SCE</sub>  | CE LOW to write end             | 35       | -   | ns      |
| t <sub>AW</sub>   | Address setup to write end      | 35       | -   | ns      |
| t <sub>HA</sub>   | Address hold from write end     | 0        | -   | ns      |
| t <sub>SA</sub>   | Address setup to write start    | 0        | -   | ns      |
| t <sub>PWE</sub>  | WE pulse width                  | 35       | -   | ns      |
| t <sub>BW</sub>   | BLE/BHE LOW to write end        | 35       | _   | ns      |
| t <sub>SD</sub>   | Data setup to write end         | 25       | _   | ns      |
| t <sub>HD</sub>   | Data hold from write end        | 0        | _   | ns      |
| t <sub>HZWE</sub> | WE LOW to High Z [17, 18]       | _        | 18  | ns      |
| t <sub>LZWE</sub> | WE HIGH to Low Z [17]           | 10       | -   | ns      |

### Notes

 <sup>15.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" on page 5 section
 16. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

<sup>17.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

18. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enters a high impedence state

19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 ( $\overline{\text{OE}}$  controlled) [21, 22]





## Notes

<sup>20.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . 21.  $\overline{WE}$  is high for read cycle. 22. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition low.



# Switching Waveforms (continued)





- Notes 23.  $\overline{BHE}$ . BLE is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . Deselect the chip by either disabling chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .
- 24. Data I/O is high impedance if OE = V<sub>IH</sub>.
  25. If CE goes high simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
  26. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled and  $\overline{\text{OE}}$  LOW) [27]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled and OE LOW) [27]



<sup>27.</sup> If  $\overline{CE}$  goes high simultaneously with  $\overline{WE}$  =  $V_{IH}$ , the output remains in a high impedance state. 28. During this period, the I/Os are in output state. Do not apply input signals.



# **Truth Table**

| CE                | WE | OE | BHE               | BLE               | Inputs or Outputs   | Mode                   | Power                      |
|-------------------|----|----|-------------------|-------------------|---|------------------------|----------------------------|
| Н                 | Х  | Х  | X <sup>[29]</sup> | X <sup>[29]</sup> | High-Z  | Deselect or power down | Standby (I <sub>SB</sub> ) |
| X <sup>[29]</sup> | Χ  | Х  | Н                 | Н                 | High-Z  | Deselect or power down | Standby (I <sub>SB</sub> ) |
| L                 | Н  | L  | L                 | L                 | Data out (I/O <sub>0</sub> – I/O <sub>15</sub> )  | Read                   | Active (I <sub>CC</sub> )  |
| L                 | Н  | L  | Н                 | L                 | Data out (I/O <sub>0</sub> – I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z | Read                   | Active (I <sub>CC</sub> )  |
| L                 | Н  | L  | L                 | Н                 | Data out (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z  | Read                   | Active (I <sub>CC</sub> )  |
| L                 | Н  | Н  | L                 | L                 | High-Z  | Output disabled        | Active (I <sub>CC</sub> )  |
| L                 | Н  | Н  | Н                 | L                 | High-Z  | Output disabled        | Active (I <sub>CC</sub> )  |
| L                 | Н  | Н  | L                 | Н                 | High-Z  | Output disabled        | Active (I <sub>CC</sub> )  |
| L                 | L  | Х  | L                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )  | Write                  | Active (I <sub>CC</sub> )  |
| L                 | L  | Х  | Н                 | L                 | Data in (I/O <sub>0</sub> –I/O <sub>7</sub> );<br>I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z   | Write                  | Active (I <sub>CC</sub> )  |
| L                 | L  | Х  | L                 | Н                 | Data in (I/O <sub>8</sub> –I/O <sub>15</sub> );<br>I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z   | Write                  | Active (I <sub>CC</sub> )  |

Note
29. The 'X' (Do not care) state for the Chip enable ( $\overline{\text{CE}}$ ) and byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) in the truth table refer to the logic state (either high or low). Intermediate voltage levels on this pin is not permitted.




# **Ordering Information**

| Speed (ns) | Ordering Code        | Package<br>Diagram | Package Type            | Operating Range |
|------------|----------------------|--------------------|-------------------------|-----------------|
| 55         | CY62147EV18LL-55BVXI | 51-85150           | 48-ball VFBGA (Pb-free) | Industrial      |

Contact your local Cypress sales representative for availability of other parts.


# **Ordering Code Definitions**





# **Package Diagram**

Figure 10. 48-Ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# **Acronyms**

| Acronym | Description                             |
|---------|---|
| BHE     | Byte High Enable                        |
| BLE     | Byte Low Enable                         |
| CMOS    | Complementary Metal Oxide Semiconductor |
| CE      | Chip Enable                             |
| I/O     | Input/Output                            |
| OE      | Output Enable                           |
| SRAM    | Static Random Access Memory             |
| TSOP    | Thin Small Outline Package              |
| VFBGA   | Very Fine-Pitch Ball Grid Array         |
| WE      | Write Enable                            |

# **Document Conventions**

# **Units of Measure**

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| μΑ     | microampere     |
| mA     | milliampere     |
| ns     | nanosecond      |
| Ω      | ohm             |
| pF     | picofarad       |
| V      | volt            |
| W      | watt            |



# **Document History Page**

| ** 20158 *A 24700  *B 41482 | 0 01/08/04<br>9 See ECN | Orig. of<br>Change<br>AJU<br>SYT | Description of Change  New data sheet.  Changed status from Advance Information to Preliminary. Moved Product Portfolio to Page 2 Changed V <sub>CCMax</sub> from 2.20 to 2.25 V Changed V <sub>CC</sub> stabilization time in footnote #8 from 100 μs to 200 μs Removed Footnote #15 (t <sub>LZBE</sub> ) from Previous Revision Changed I <sub>CCDR</sub> from 2.0 μA to 2.5 μA Changed typo in Data Retention Characteristics (t <sub>R</sub> ) from 100 μs to t <sub>RC</sub> ns Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t <sub>HZOE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> from 12 to 15 ns for 35 ns Speed Bin and 15 18 ns for 45 ns Speed Bin Changed t <sub>SCE</sub> and t <sub>BW</sub> from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 for 45 ns Speed Bin Changed t <sub>HZCE</sub> from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 Speed Bin Changed t <sub>SD</sub> from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t <sub>DOE</sub> from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages |
|-----------------------------|-------------------------|----------------------------------|--|
| *A 24700                    | 9 See ECN               |                                  | Changed status from Advance Information to Preliminary. Moved Product Portfolio to Page 2 Changed $V_{CCMax}$ from 2.20 to 2.25 V Changed $V_{CC}$ stabilization time in footnote #8 from 100 $\mu$ s to 200 $\mu$ s Removed Footnote #15 ( $t_{LZBE}$ ) from Previous Revision Changed $I_{CCDR}$ from 2.0 $\mu$ A to 2.5 $\mu$ A Changed typo in Data Retention Characteristics ( $t_R$ ) from 100 $\mu$ s to $t_{RC}$ ns Changed $t_{OHA}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed $t_{HZOE}$ , $t_{HZBE}$ , $t_{HZWE}$ from 12 to 15 ns for 35 ns Speed Bin and 15 18 ns for 45 ns Speed Bin Changed $t_{SCE}$ and $t_{BW}$ from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 for 45 ns Speed Bin Changed $t_{HZCE}$ from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 Speed Bin Changed $t_{SD}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed $t_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed $t_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed $t_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages           |
|                             |                         | SYT                              | Moved Product Portfolio to Page 2 Changed $V_{CCMax}$ from 2.20 to 2.25 V Changed $V_{CC}$ stabilization time in footnote #8 from 100 $\mu$ s to 200 $\mu$ s Removed Footnote #15 ( $t_{LZBE}$ ) from Previous Revision Changed $t_{CCDR}$ from 2.0 $\mu$ A to 2.5 $\mu$ A Changed typo in Data Retention Characteristics ( $t_R$ ) from 100 $\mu$ s to $t_{RC}$ ns Changed $t_{OHA}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed $t_{HZOE}$ , $t_{HZBE}$ , $t_{HZWE}$ from 12 to 15 ns for 35 ns Speed Bin and 15 18 ns for 45 ns Speed Bin Changed $t_{SCE}$ and $t_{BW}$ from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 for 45 ns Speed Bin Changed $t_{HZCE}$ from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 Speed Bin Changed $t_{SD}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed $t_{SD}$ from 15 to 18 ns for 35 ns Speed Bin Changed $t_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages   |
| *B 41482                    |                         |                                  | <u> </u>   |
|                             | 0 See ECN               | ZSD                              | Changed status from Preliminary to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from 3901 North First Street" to "198 Champion Court" Removed 35 ns Speed Bin Removed "L" version of CY62147EV18 Changed ball E3 from DNU to NC Changed $I_{CC}$ (typ) value from 1.5 mA to 2 mA at $f=1$ MHz Changed $I_{CC}$ (max) value from 2 mA to 2.5 mA at $f=1$ MHz Changed $I_{CC}$ (typ) value from 12 mA to 15 mA at $f=1$ max Changed $I_{SB1}$ and $I_{SB2}$ Typ values from 0.7 $\mu$ A to 1 $\mu$ A and Max values from 2.5 $\mu$ A to 7 $\mu$ A Extended undershoot limit to $-2$ V in footnote #5 Changed $I_{CCDR}$ Max from 2.5 $\mu$ A to 3 $\mu$ A Added $I_{CCDR}$ typical value Changed $I_{LZCE}$ from 3 ns to 5 ns Changed $I_{LZCE}$ from 22 ns to 18 ns Changed $I_{CDR}$ from 30 ns to 35 ns Changed $I_{CDR}$ from 22 ns to 25 ns Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced Package Name Columbrates.   |



# **Document History Page** (continued)

| Rev. | ECN No. | Submission<br>Date | Orig. of<br>Change | Description of Change  |
|------|---------|--------------------|--------------------|--|
| *D   | 908120  | See ECN            | VKN                | Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #13 related AC timing parameters Changed t <sub>WC</sub> specification from 45 ns to 55 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , t <sub>PWE</sub> , t <sub>BW</sub> spec from 35 ns to 40 ns Changed t <sub>HZWE</sub> specification from 18 ns to 20 ns |
| *E   | 1045701 | See ECN            | VKN                | Changed I <sub>CCDR</sub> specification from 3 μA to 5 μA  |
| *F   | 1274728 | See ECN            | VKN/AESA           | Changed t <sub>WC</sub> specification from 55 ns to 45 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , t <sub>PWE</sub> , t <sub>BW</sub> specification from 40 ns to 35 ns Changed t <sub>HZWE</sub> specification from 20 ns to 18 ns  |
| *G   | 2944332 | 06/04/2010         | VKN                | Added Contents Added footnote related to chip enable in Truth Table Updated Package Diagram Added Sales, Solutions, and Legal Information  |
| *H   | 3047228 | 10/06/2010         | RAME               | Added Acronyms and Units of Measure Table Updated Package Diagram from *E to *F version. Updated Data Retention Characteristics and Electrical Characteristics table Updated and converted all table notes into footnotes.   |
| *    | 3302815 | 07/29/2011         | RAME               | Ordering Code Definition updated. Updated as per new template. Removed AN1064 reference from the document.   |
| *J   | 4102266 | 08/22/2013         | VINI               | Updated Switching Characteristics: Updated Note 16.  |
|      |         |                    |                    | Updated Package Diagram:<br>spec 51-85150 – Changed revision from *F to *H.  |
|      |         |                    |                    | Updated in new template.   |
|      |         |                    |                    | Completing Sunset Review.  |



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.