

## 1 Introduction

### 1.1 FEATURES

- 14-Bit 85-MSPS High-Performance Dual ADC
- Dual ADC Can Be Configured Into Single ADC
- At  $f_{in} = 140$  MHz, SNR  $\geq 71$  dBFS, SFDR  $\geq 79$  dBc
- At  $f_{in} = 70$  MHz, SNR  $\geq 73$  dBFS, SFDR  $\geq 85$  dBc
- Independent Clocks for ADC and DDC With Built-In FIFO
- Programmable Closed Loop VGA Control With 6-Bit Outputs for Each ADC
- Received Total Wideband Power (RTWP) Measurement for the Composite Power Across Carriers With Programmable Time Window for Measurement
- 8 UMTS Digital Down Converter (DDC) Channels or 16 CDMA/TD-SCDMA DDC Channels With Programmable 18-Bit Filter Coefficients
- Each DDC Channel Provides:
  - Real or Complex DDC Inputs
  - UMTS Mode Rx Filtering: 6-Stage CIC ( $m = 1$  or  $2$ ), up to 40-Tap CFIR, up to 64-Tap PFIR
  - CDMA Mode Rx Filtering: 6-Stage CIC ( $m = 1$  or  $2$ ), up to 64-Tap CFIR, up to 64-Tap PFIR
  - Individual Channel Specific Power

#### Measurements

- A Dedicated Final AGC
- Test Bus to Monitor Data at Different Stages of the DDC Signal Path
- 3.3-V Analog Supplies, 1.5-V Digital Core Supply, 3.3-V Digital I/O Supply
- 484-Ball Plastic BGA (23 mm  $\times$  23 mm) With 1,0-mm Pitch
- Power Dissipation (Eight Active DDC Channels): 2.7 W

### 1.2 APPLICATIONS

- Wireless Base Station Receiver
- Multi-Carrier Digital Receiver
- UMTS (4 Carriers-1 Sector With Diversity)
- CDMA (8 Carriers-1 Sector With Diversity)
  - TD-SCDMA (16 Carriers-1 Sector Without Diversity, 8 Carriers-1-Sector With Diversity)
- Digital Radio Receivers
- Wide Band Receivers
- Software Radios
- Wireless Local Loop
- Intelligent Antenna Systems



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

**Contents**


<b>1</b>	<b>Introduction</b> .....	<b>1</b>	4.6	Power and Ground Signals.....	<b>15</b>
1.1	FEATURES .....	<b>1</b>	4.7	Digital Supply Monitoring.....	<b>16</b>
1.2	APPLICATIONS .....	<b>1</b>	4.8	JTAG .....	<b>16</b>
<b>2</b>	<b>General Description</b> .....	<b>3</b>	<b>5</b>	<b>Typical Characteristics</b> .....	<b>17</b>
<b>3</b>	<b>SPECIFICATIONS</b> .....	<b>4</b>	<b>6</b>	<b>ANALOG-TO-DIGITAL CONVERTERS</b> .....	<b>24</b>
3.1	PACKAGE ORDERING INFORMATION .....	<b>4</b>	6.1	ADC Operation .....	<b>24</b>
3.2	ABSOLUTE MAXIMUM RATINGS .....	<b>4</b>	6.2	ADC Input Configuration .....	<b>24</b>
3.3	RECOMMENDED OPERATING CONDITIONS.....	<b>4</b>	6.3	ADC Input Voltage Over-Stress .....	<b>27</b>
3.4	THERMAL CHARACTERISTICS .....	<b>5</b>	6.4	ADC Reference Circuit .....	<b>28</b>
3.5	POWER DISSIPATION .....	<b>5</b>	6.5	ADC Clock Input.....	<b>28</b>
3.6	ANALOG ELECTRICAL CHARACTERISTICS.....	<b>5</b>	<b>7</b>	<b>RECEIVE DIGITAL SIGNAL PROCESSING</b> .....	<b>30</b>
3.7	Digital Chip DC CHARACTERISTICS.....	<b>7</b>	7.1	Receive Input Interface.....	<b>30</b>
3.8	Digital Chip AC TIMING CHARACATERISTICS .....	<b>8</b>	7.2	DDC Organization .....	<b>43</b>
<b>4</b>	<b>AFE8406 PINS</b> .....	<b>10</b>	<b>8</b>	<b>AFE8406 GENERAL CONTROL</b> .....	<b>73</b>
4.1	Analog Section Signals.....	<b>10</b>	8.1	Microprocessor Interface Control Data, Address, and Strokes .....	<b>73</b>
4.2	Digital Receive Section Signals .....	<b>11</b>	8.2	Synchronization Signals.....	<b>76</b>
4.3	Microprocessor Signals .....	<b>14</b>	8.3	Interrupt Handling .....	<b>77</b>
4.4	JTAG Signals.....	<b>15</b>	8.4	AFE8406 Programming .....	<b>77</b>
4.5	Factory Test and No Connect Signals .....	<b>15</b>			

## 2 General Description

The AFE8406 is a multichannel communications signal processor that provides analog-to-digital conversion and digital downconversion optimized for cellular base transceiver systems. The device supports UMTS, CDMA-1X and TD-SCDMA air interface cellular standards.

The AFE8406 provides up to 8 UMTS digital downconverter channels (DDC), 16 CDMA DDCs or 16 TD-SCDMA DDCs. The DDC channels are independent and operate simultaneously.

The AFE8406 DDCs have four input ports; two are hardwired to internal 14-bit analog-to-digital converters and two are 16-bit digital inputs. Each DDC channel can be programmed to accept data from any one of the four input ports.



B0104-01

Figure 2-1. Functional Block Diagram

### 3 SPECIFICATIONS

#### 3.1 PACKAGE ORDERING INFORMATION

PRODUCT	PACKAGE-LEADS	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
AFE8406	Plastic BGA–484	ZDQ	–40°C to 85°C	AFE8406I	AFE8406IZDQ	Tray, 60

#### 3.2 ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

		UNIT
<b>Analog Chip</b>		
AVDD	Analog supply voltage	–0.3 V to 3.7 V
DRVDD	I/O ring supply voltage	–0.3 V to 3.7 V
	Ground difference DRVSS to AVSS	–0.1 V to 0.1 V
	Analog input voltage	–0.15 V to 3.6 V
	Digital input voltage	–0.3 V to DRVDD + 0.3 V
<b>Digital Chip</b>		
VDDS	Pad ring supply voltage	–0.3 V to 3.7 V
DVDD	Core supply voltage	–0.3 V to 1.8 V
	Digital input voltage	–0.3 V to VDDS + 0.3 V
<b>Entire Chip</b>		
	Clamp current for an input or output	–20 mA to 20 mA
T <sub>STG</sub>	Storage temperature	–65°C to 140°C
T <sub>J</sub>	Junction temperature	105°C
	Lead soldering temperature (10 seconds)	300°C
	ESD classification (tested to EIA/JESD22-A114-B)	Class 2

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 3.3 RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
<b>Analog Chip</b>					
AVDD	Analog supply voltage	3	3.3	3.6	V
DRVDD	I/O ring supply voltage	3	3.3	3.6	V
V <sub>ID</sub>	Differential input voltage range		2.3		V
V <sub>CM</sub>	Common-mode input voltage	1.5		1.6	V
	Differential clock inputs		3		V <sub>PP</sub>
	Clock input duty cycle		50%		
<b>Digital Chip</b>					
VDDS	I/O ring supply voltage	3.0		3.6	V
DVDD	Core supply voltage	1.425		1.575	V
	Supply voltage difference, VDDS – DVDD			2.0	V
<b>Entire Chip</b>					
T <sub>A</sub>	Temperature ambient, no air flow	–40		85	°C
T <sub>J</sub> <sup>(1)</sup>	Junction temperature			105	°C

(1) Thermal management is required for full-rate operation. The circuit is designed for junction temperatures up to 125°C. Sustained operation at elevated temperatures reduces long-term reliability. Lifetime calculations based on maximum junction temperature of 105°C.

### 3.4 THERMAL CHARACTERISTICS

THERMAL CONDUCTIVITY <sup>(1)</sup>		MIN	TYP	MAX	UNIT
$\theta_{JA}$	Theta junction-to-ambient (0 LFPM)		14		°C/W
	Theta junction-to-ambient (100 LFPM)		13		°C/W
	Theta junction-to-ambient (250 LFPM)		12.2		°C/W
	Theta junction-to-ambient (500 LFPM)		11.6		°C/W
$\theta_{JC}$	Theta junction-to-case		2.8		°C/W

(1) Air flow will reduce  $\theta_{JA}$  and is highly recommended.

### 3.5 POWER DISSIPATION

Typical values at  $T_A = 25^\circ\text{C}$ , UMTS mode, sampling rate = 61.44 MSPS, and rxclk = 122.88 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$I_{AVDD}$	Analog supply current	Six active DDC channels	236		mA	
$I_{DRVDD}$	Analog I/O supply current		30		mA	
$I_{DVDD}$	Digital core supply current		959		mA	
$I_{VDDS}$	Digital I/O supply current <sup>(1)</sup>		100		mA	
	Analog power dissipation			878		mW
	Digital power dissipation <sup>(2)</sup>			1.439		W
	Total power dissipation <sup>(2)</sup>			2.3		W
$I_{AVDD}$	Analog supply current		Eight active DDC channels	236		mA
$I_{DRVDD}$	Analog I/O supply current	30			mA	
$I_{DVDD}$	Digital core supply current	1.198			A	
$I_{VDDS}$	Digital I/O supply current <sup>(1)</sup>	115			mA	
	Analog power dissipation			878		mW
	Digital power dissipation <sup>(2)</sup>			1.797		W
	Total power dissipation <sup>(2)</sup>			2.7		W

(1) Current consumption on the digital I/O supply is primarily due to the external loads and follows  $C \times V \times F$ . Internal loads are estimated at 2 pF per terminal. Data outputs transition once every four clocks, whereas clock outputs transition every cycle. In general,  
 $I_{VDDS} = \sum (\text{DataPad}/4) \times C \times V \times F + \sum \text{ClockPad} \times C \times V \times F$ .

(2) Excluding current consumption from the digital I/O supply, which is dependent on external loads

### 3.6 ANALOG ELECTRICAL CHARACTERISTICS

Typical values at  $T_A = 25^\circ\text{C}$ , minimum and maximum values over full full temperature range of  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DRVDD = 3.3 V, -1dBFS differential input, internal reference, and 3- $V_{PP}$  differential clock (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			14		Bits
<b>Analog Inputs</b>					
$V_{ID}$	Differential input voltage range		2.3		$V_{PP}$
$C_{ID}$	Differential input capacitance		3.2		pF
$I_{IC}$	Common-mode input current	2 mA per input, 4 mA total	4		mA
	Analog input bandwidth	Source impedance = 50 $\Omega$	750		MHz

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER



SLWS168C–MAY 2005–REVISED OCTOBER 2008

www.ti.com

### ANALOG ELECTRICAL CHARACTERISTICS (continued)

Typical values at  $T_A = 25^\circ\text{C}$ , minimum and maximum values over full full temperature range of  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , sampling rate = 80 MSPS, 50% clock duty cycle,  $AVDD = DRVDD = 3.3\text{ V}$ ,  $-1\text{dBFS}$  differential input, internal reference, and  $3\text{-}V_{PP}$  differential clock (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Conversion Characteristics</b>						
$f_{\text{ADC}}$	ADC clock rate ( $f_{\text{clkpa}} = f_{\text{clkma}} = f_{\text{clkpb}} = f_{\text{clkmb}} = f_{\text{ADC}}$ )	$f_{\text{rxclk}} = 1 \times f_{\text{ADC}}$ ch_rate_sel = rate_sel = 00			85	MSPS
		$f_{\text{rxclk}} = 2 \times f_{\text{ADC}}$ ch_rate_sel = rate_sel = 01			80	
		$f_{\text{rxclk}} = 4 \times f_{\text{ADC}}$ ch_rate_sel = rate_sel = 10			40	
		$f_{\text{rxclk}} = 8 \times f_{\text{ADC}}$ ch_rate_sel = rate_sel = 11			20	
	Data Latency – ADC input to FIFO input			16.5		Clock Cycles
<b>Internal Reference Voltages</b>						
refma & refmb	Lower reference voltages			1		V
refpa & refpb	Upper reference voltages			2.15		V
	Reference error			$\pm 3.5$		% of FS
cma & cmb	Common-mode output voltages			$1.55 \pm 0.05$		V
<b>Dynamic DC Characteristics and Accuracy</b>						
	No missing codes			tested		
DNL	Differential linearity error	$f_{\text{in}} = 1\text{ MHz}$		$\pm 0.65$		LSBs
INL	Integral linearity error	$f_{\text{in}} = 1\text{ MHz}$		$\pm 4$		LSBs
	Offset error			$\pm 4$		mV
	Offset temperature coefficient			7		$\mu\text{V}/^\circ\text{C}$
	Gain error			$\pm 0.5$		% of FS
	Gain temperature coefficient			0.0015		$\Delta\%/^\circ\text{C}$
<b>Dynamic AC Characteristics</b>						
SNR	Signal-to-noise ratio	$f_{\text{in}} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		74.5		dBFS
		$f_{\text{in}} = 30\text{ MHz}$		74		
		$f_{\text{in}} = 50\text{ MHz}$		73.5		
		$f_{\text{in}} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		73.5		
		$f_{\text{in}} = 70\text{ MHz}$ , $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	70	73		
		$f_{\text{in}} = 130\text{ MHz}$		71.5		
		$f_{\text{in}} = 170\text{ MHz}$		70.5		
		$f_{\text{in}} = 230\text{ MHz}$		69		
	RMS output noise	INPA and INMA tied to CMA INPB and INMB tied to CMB		1.1		LSBs
SFDR	Spurious free dynamic range	$f_{\text{in}} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		84		dBc
		$f_{\text{in}} = 30\text{ MHz}$		83.5		
		$f_{\text{in}} = 50\text{ MHz}$		84		
		$f_{\text{in}} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		85		
		$f_{\text{in}} = 70\text{ MHz}$ , $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	77	82		
		$f_{\text{in}} = 130\text{ MHz}$		81		
		$f_{\text{in}} = 170\text{ MHz}$		76		
		$f_{\text{in}} = 230\text{ MHz}$		68.5		

**ANALOG ELECTRICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = 25^\circ\text{C}$ , minimum and maximum values over full temperature range of  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , sampling rate = 80 MSPS, 50% clock duty cycle,  $AVDD = DRVDD = 3.3\text{ V}$ ,  $-1\text{dBFS}$  differential input, internal reference, and  $3-V_{PP}$  differential clock (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD2	Second harmonic	$f_{in} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		95.8		dBc
		$f_{in} = 30\text{ MHz}$		95		
		$f_{in} = 50\text{ MHz}$		97.5		
		$f_{in} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		95		
		$f_{in} = 130\text{ MHz}$		81.5		
		$f_{in} = 170\text{ MHz}$		76		
		$f_{in} = 230\text{ MHz}$		68.5		
HD3	Third harmonic	$f_{in} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		84		dBc
		$f_{in} = 30\text{ MHz}$		83.5		
		$f_{in} = 50\text{ MHz}$		82.5		
		$f_{in} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		85		
		$f_{in} = 130\text{ MHz}$		92		
		$f_{in} = 170\text{ MHz}$		79		
		$f_{in} = 230\text{ MHz}$		83		
	Worst harmonic/spur other than HD2 or HD3	$f_{in} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		95.5		dBc
		$f_{in} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		95		
SINAD	Signal-to-noise plus distortion	$f_{in} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		74		dBFS
		$f_{in} = 30\text{ MHz}$		73.5		
		$f_{in} = 50\text{ MHz}$		73.5		
		$f_{in} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		73		
		$f_{in} = 70\text{ MHz}$ , $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	70	72		
		$f_{in} = 130\text{ MHz}$		71		
		$f_{in} = 170\text{ MHz}$		69		
$f_{in} = 230\text{ MHz}$		66				
THD	Total harmonic distortion	$f_{in} = 10\text{ MHz}$ , $T_A = 25^\circ\text{C}$		82.5		dBc
		$f_{in} = 30\text{ MHz}$		82		
		$f_{in} = 50\text{ MHz}$		82		
		$f_{in} = 70\text{ MHz}$ , $T_A = 25^\circ\text{C}$		83.5		
		$f_{in} = 130\text{ MHz}$		80		
		$f_{in} = 170\text{ MHz}$		74		
		$f_{in} = 230\text{ MHz}$		68		
	Channel-to-channel crosstalk	$f_{in} = 225\text{ MHz}$		95		dBc

**3.7 Digital Chip DC CHARACTERISTICS**
 $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>		VDDS=3 V to 3.6 V			UNIT
		MIN	TYP	MAX	
$V_{IL}$	Voltage input low			0.8	V
$V_{IH}$	Voltage input high	2.0			V

(1) Voltages are measured at low speed. Output voltages are measured with the indicated current load.

(2) Currents are measured at nominal voltages, high temperature.

(3) `reset_n` and `interrupt` have no timing specifications since they are asynchronous signals.  
`die_id` pins `fa002_out`, `fa002_clk` and `fa002_scan` will not be specified and are for factory use only.  
`fuse` pin `fuse_out` will not be specified and is for factory use only.  
`test` pins `zero`, `scanen`, `testmode0` and `testmode1` will not be specified and are for factory use only.

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER



SLWS168C–MAY 2005–REVISED OCTOBER 2008

www.ti.com

### Digital Chip DC CHARACTERISTICS (continued)

T<sub>A</sub> = –40°C to 85°C (unless otherwise noted)

PARAMETER <sup>(1) (2)(3)</sup>		VDD5=3 V to 3.6 V			UNIT
		MIN	TYP	MAX	
V <sub>OL</sub>	Voltage output low (I <sub>OL</sub> = 2 mA) <sup>(4)</sup>			0.5	V
V <sub>OH</sub>	Voltage output high (I <sub>OH</sub> = –2 mA) <sup>(4)</sup>	2.4		VDD5	V
I <sub>PUL</sub>	Pullup current (V <sub>IN</sub> = 0 V) ( <b>tdi</b> , <b>tms</b> , <b>trst_n</b> , <b>ce_n</b> , <b>wr_n</b> , <b>rd_n</b> , <b>reset_n</b> ) (nominal 20 A) <sup>(4)</sup>	5		35	μA
I <sub>PDL</sub>	Pulldown current (V <sub>IN</sub> = VDD5) (all other inputs and bidirectionals) (nominal 20 μA) <sup>(4)</sup>	5		35	μA
I <sub>INL</sub>	Leakage current (V <sub>IN</sub> = 0V or VDD5), Outputs in 3-state condition <sup>(4)</sup>			20	μA
I <sub>DDQ</sub>	Quiescent supply current, IDVDD or IVDD5 (V <sub>IN</sub> = 0 for pads with pulldowns, V <sub>IN</sub> = VDD5 for inputs with pullups) <sup>(4)</sup>		8		mA
C <sub>IN</sub>	Capacitance for inputs <sup>(5)</sup>		5		pF
C <sub>BI</sub>	Capacitance for bidirectionals <sup>(5)</sup>		5		pF

(4) Each part is tested at high temperature for the given specification. Lots are sample tested at –40°C.

(5) Specified by design and process, and not directly tested.

### 3.8 Digital Chip AC TIMING CHARACTERISTICS<sup>(1)</sup>

T<sub>A</sub> = –40°C to 85°C (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
f <sub>CK</sub>	Clock frequency ( <b>adcclk_a/b/c/d</b> , <b>rxclk</b> ) <sup>(2)</sup>			160	MHz
t <sub>CKL</sub>	Clock low period (below V <sub>IL</sub> ) ( <b>adcclk_a/b/c/d</b> , <b>rxclk</b> ) <sup>(2)</sup>	2			ns
t <sub>CKH</sub>	Clock high period (above V <sub>IH</sub> ) ( <b>adcclk_a/b/c/d</b> , <b>rxclk</b> ) <sup>(2)</sup>	2			ns
t <sub>RF</sub>	Clock rise and fall times (V <sub>IL</sub> to V <sub>IH</sub> ) ( <b>adcclk_a/b/c/d</b> , <b>rxclk</b> ) <sup>(3)</sup>			2	ns
t <sub>SU</sub>	Input setup ( <b>rxsync_a/b/c/d</b> ) before <b>rxclk</b> rises <sup>(2)</sup>	2			ns
	Input setup ( <b>rxin_a/b/c/d</b> [0-15]) before <b>rxclk</b> rises (ADC FIFO blocks bypassed) <sup>(2)</sup>	2			
	Input setup ( <b>rxin_a/b/c/d</b> [0-15]) before <b>adcclk_a/b/c/d</b> rises (ADC FIFO blocks enabled) <sup>(2)</sup>	2			
t <sub>HD</sub>	Input hold ( <b>rxsync_a/b/c/d</b> ) after <b>rxclk</b> rises <sup>(2)</sup>	1			ns
	Input hold ( <b>rxin_a/b/c/d</b> [0-15]) after <b>rxclk</b> rises (adc fifo blocks bypassed) <sup>(2)</sup>	2.5			
	Input hold ( <b>rxin_a/b/c/d</b> [0-15]) after <b>adcclk_a/b/c/d</b> rises (adc fifo blocks enabled) <sup>(2)</sup>	1			
t <sub>DLY</sub>	Data output delay ( <b>rx_sync_out</b> [0-7], <b>rxout</b> [0-7]_a/b/c/d, <b>rxclk_out</b> , <b>rx_sync_out</b> , <b>dvga</b> [a-d] [5-0]) after <b>rxclk</b> rises. <sup>(2)</sup>			7	ns
t <sub>OHD</sub>	Data output hold ( <b>rx_sync_out</b> [0-7], <b>rxout</b> [0-7]_a/b/c/d, <b>rxclk_out</b> , <b>rx_sync_out</b> , <b>dvga</b> [a-d] [5-0]) after <b>rxclk</b> rises. <sup>(2)</sup>	0.5			ns
f <sub>JCK</sub>	JTAG Clock frequency ( <b>tck</b> ) <sup>(2)</sup>			40	MHz
t <sub>JCKL</sub>	JTAG Clock low period (below V <sub>IL</sub> ) ( <b>tck</b> ) <sup>(2)</sup>	10			ns
t <sub>JCKH</sub>	JTAG Clock high period (above V <sub>IH</sub> ) ( <b>tck</b> ) <sup>(2)</sup>	10			ns
t <sub>JSU</sub>	JTAG Input ( <b>tdi</b> or <b>tms</b> ) setup before <b>tck</b> goes high <sup>(2)</sup>	2			ns
t <sub>JHD</sub>	JTAG Input ( <b>tdi</b> or <b>tms</b> ) hold time after <b>tck</b> goes high <sup>(2)</sup>	10			ns
t <sub>JDLY</sub>	JTAG output ( <b>tdo</b> ) delay from falling edge of <b>tck</b> . <sup>(2)</sup>			10	ns
t <sub>CSU</sub>	Control setup during reads or writes 3 pin mode: <b>a</b> [5:0] valid before <b>rd_n</b> , <b>wr_n</b> or <b>ce_n</b> falling edge 2 pin mode: <b>a</b> [5:0] and <b>wr_n</b> valid before <b>ce_n</b> falling edge <sup>(2)</sup>		6		ns
t <sub>EWCSU</sub>	Control setup during writes 3 pin mode: <b>d</b> [15:0] valid before <b>wr_n</b> and <b>ce_n</b> rising edge 2 pin mode: <b>d</b> [15:0] valid before <b>ce_n</b> rising edge <sup>(2)</sup>		10		ns

(1) Timing is measured from the respective clock at VDD5/2 to input or output at VDD5/2. Output loading is a 50 Ω transmission line whose delay is calibrated out.

(2) Each part is tested at 90°C case temperature for the given specification. Lots are sample tested at –40°C.

(3) Recommended practice.



$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{\text{CHD}}$	Control hold during writes. 3 pin mode: <b>a[5:0]</b> and <b>d[15:0]</b> valid after <b>wr_n</b> and <b>ce_n</b> rise 2 pin mode: <b>a[5:0]</b> , <b>d[15:0]</b> and <b>wr_n</b> valid after <b>ce_n</b> rise <sup>(2)</sup>	6			ns
$t_{\text{CSPW}}$	Control strobe ( <b>ce_n</b> and <b>wr_n</b> low) pulse duration during write. <sup>(2)</sup>	25			ns
$t_{\text{CDLY}}$	Control output delay <b>ce_n</b> and <b>rd_n</b> low and <b>a[5:0]</b> stable to <b>d[15:0]</b> during read. <sup>(2)</sup>			25	ns
$t_{\text{REC}}$	Control recovery time between reads or writes. <sup>(2)</sup>			6	ns
$t_{\text{HIZ}}$	Control end of read to Hi-Z. <b>rd_n</b> and <b>ce_n</b> rise to <b>d[15:0]</b> 3-state <sup>(4)</sup>			10	ns
$t_{\text{COH}}$	Control read <b>d[15:0]</b> output hold time	1			ns

(4) Specified by design and process, and not directly tested.

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER

### 4 AFE8406 PINS

#### 4.1 Analog Section Signals

Signal Name	Ball	Type	Description
inpa	F3	input	ADCA analog positive input
inma	F4	input	ADCA analog negative input
inpb	V4	input	ADCB analog positive input
inmb	V3	input	ADCB analog negative input
clkpa	H1	input	ADCA clock positive input
clkma	J1	input	ADCA clock negative input
clkpb	R1	input	ADCB clock positive input
clkmb	T1	input	ADCB clock negative input
refpa	L3	input	ADCA positive reference input. connect 0.1μF to AVSS.
refma	K3	input	ADCA negative reference input; connect 0.1μF to AVSS.
refpb	P3	input	ADCB positive reference input; connect 0.1μF to AVSS.
refmb	N3	input	ADCB negative reference input; connect 0.1μF to AVSS.
cma	H3	output	ADCA common mode output reference
cmb	T3	output	ADCB common mode output reference
iref	M3	input	Current set; connect 56 kΩ to AVSS
oea	L9	input	Connect to AVDD, ADCA output enable; AVDD=enable, AVSS=disabled
oeb	N9	input	Connect to AVDD, ADCB output enable; AVDD=enable, AVSS=disabled
ovra	G6	output	ADCA over range indicator bit
ovrb	N8	output	ADCB over range indicator bit
da(13:0)	n/a	output	ADCA output data; internally connected to rxin_a_15:2
db(13:0)	n/a	output	ADCB output data; internally connected to rxin_b_15:2
clkouta	n/a	output	ADCA output clock; internally connected to adccclka
clkoutb	n/a	output	ADCB output clock; internally connected to adccclkb
fuse_sel	H5	input	Connect to AVSS; factory use only
pin_configure	T5	input	Connect to AVDD, factory use only
dll_disable	N10	input	connect to AVDD, factory use only
pwdn	M9	input	connect to AVSS, AVDD=powered down, AVSS = powered up
ext_ref	M10	input	connect to AVSS, AVDD=External reference, AVSS = internal reference.

## 4.2 Digital Receive Section Signals

Signal Name	Ball	Type	Description
rxclk	R22	input	Receive digital section clock input
adcclock_a	n/a	input	rxin_a_x input clock; connected to ADCA output clock
adcclock_b	n/a	input	rxin_b_x input clock; connected to ADCB output clock
adcclock_c	AA11	input	rxin_c_x input clock
adcclock_d	AB11	input	rxin_d_x input clock
rxin_c_ovr	AB6	input	adc overflow/overrange bit for rxin_c
rxin_d_ovr	V12	input	adc overflow/overrange bit for rxin_d
dvga_a_5	D7	output	Digital VGA control output for ADC0 MSB
dvga_a_4	D8	output	Digital VGA control output for ADC0
dvga_a_3	C7	output	Digital VGA control output for ADC0
dvga_a_2	B7	output	Digital VGA control output for ADC0
dvga_a_1	A7	output	Digital VGA control output for ADC0
dvga_a_0	C8	output	Digital VGA control output for ADC0 LSB
dvga_b_5	B8	output	Digital VGA control output for ADC1 MSB
dvga_b_4	A8	output	Digital VGA control output for ADC1
dvga_b_3	D9	output	Digital VGA control output for ADC1
dvga_b_2	D10	output	Digital VGA control output for ADC1
dvga_b_1	C9	output	Digital VGA control output for ADC1
dvga_b_0	B9	output	Digital VGA control output for ADC1 LSB
dvga_c_5	AA15	output	Digital VGA control output for rxin_c MSB, test bus bit 1
dvga_c_4	AB15	output	Digital VGA control output for rxin_c, test bus bit 0
dvga_c_3	V16	output	Digital VGA control output for rxin_c, test bus bit 19
dvga_c_2	W16	output	Digital VGA control output for rxin_c, test bus bit 18
dvga_c_1	Y16	output	Digital VGA control output for rxin_c, test bus CLK
dvga_c_0	AA16	output	Digital VGA control output for rxin_c LSB, test bus SYNC
dvga_d_5	AB16	output	Digital VGA control output for rxin_d MSB, test bus AFLAG
dvga_d_4	V17	output	Digital VGA control output for rxin_d
dvga_d_3	W17	output	Digital VGA control output for rxin_d
dvga_d_2	AA17	output	Digital VGA control output for rxin_d
dvga_d_1	AB17	output	Digital VGA control output for rxin_d
dvga_d_0	V18	output	Digital VGA control output for rxin_d LSB
rxin_c_15	Y7	input/output	receive input data bus c bit 15 (MSB), test bus bit 17
rxin_c_14	AA7	input/output	receive input data bus c bit 14, test bus bit 16
rxin_c_13	AB7	input/output	receive input data bus c bit 13, test bus bit 15
rxin_c_12	Y8	input/output	receive input data bus c bit 12, test bus bit 14
rxin_c_11	V10	input/output	receive input data bus c bit 11, test bus bit 13
rxin_c_10	AA8	input/output	receive input data bus c bit 10, test bus bit 12
rxin_c_9	AB8	input/output	receive input data bus c bit 9, test bus bit 11
rxin_c_8	W9	input/output	receive input data bus c bit 8, test bus bit 10
rxin_c_7	Y9	input/output	receive input data bus c bit 7, test bus bit 9
rxin_c_6	AA9	input/output	receive input data bus c bit 6, test bus bit 8
rxin_c_5	AB9	input/output	receive input data bus c bit 5, test bus bit 7
rxin_c_4	W10	input/output	receive input data bus c bit 4, test bus bit 6
rxin_c_3	Y10	input/output	receive input data bus c bit 3, test bus bit 5

Signal Name	Ball	Type	Description
rxin_c_2	AA10	input/output	receive input data bus c bit 2, test bus bit 4
rxin_c_1	AB10	input/output	receive input data bus c bit 1, test bus bit 3
rxin_c_0	W11	input/output	receive input data bus c bit 0 (LSB), test bus bit 2
rxin_d_15	W12	input/output	receive input data bus d bit 15 (MSB), test bus bit 35
rxin_d_14	Y12	input/output	receive input data bus d bit 14, test bus bit 34
rxin_d_13	AA12	input/output	receive input data bus d bit 13, test bus bit 33
rxin_d_12	AB12	input/output	receive input data bus d bit 12, test bus bit 32
rxin_d_11	V13	input/output	receive input data bus d bit 11, test bus bit 31
rxin_d_10	W13	input/output	receive input data bus d bit 10, test bus bit 30
rxin_d_9	Y13	input/output	receive input data bus d bit 9, test bus bit 29
rxin_d_8	AA13	input/output	receive input data bus d bit 8, test bus bit 28
rxin_d_7	AB13	input/output	receive input data bus d bit 7, test bus bit 27
rxin_d_6	V14	input/output	receive input data bus d bit 6, test bus bit 26
rxin_d_5	W14	input/output	receive input data bus d bit 5, test bus bit 25
rxin_d_4	AA14	input/output	receive input data bus d bit 4, test bus bit 24
rxin_d_3	AB14	input/output	receive input data bus d bit 3, test bus bit 23
rxin_d_2	V15	input/output	receive input data bus d bit 2, test bus bit 22
rxin_d_1	W15	input/output	receive input data bus d bit 1, test bus bit 21
rxin_d_0	Y15	input/output	receive input data bus d bit 0 (LSB), test bus bit 20
rx_synca	P21	input	receive sync input
rx_syncb	P22	input	receive sync input
rx_syncc	N20	input	receive sync input
rx_syncd	N21	input	receive sync input
rx_sync_out	E22	output	receive general purpose output sync
rxclk_out	E21	output	receive clock output
rx_sync_out_7	A20	output	receive serial interface frame strobe for rxout_7_x, output clock (rxout_clk) for parallel interface.
rx_sync_out_6	C19	output	receive serial interface frame strobe for rxout_6_x, frame strobe (rx_sync_out signal) for parallel interface.
rx_sync_out_5	C17	output	receive serial interface frame strobe for rxout_5_x
rx_sync_out_4	C16	output	receive serial interface frame strobe for rxout_4_x
rx_sync_out_3	D15	output	receive serial interface frame strobe for rxout_3_x
rx_sync_out_2	B13	output	receive serial interface frame strobe for rxout_2_x
rx_sync_out_1	C12	output	receive serial interface frame strobe for rxout_1_x
rx_sync_out_0	A10	output	receive serial interface frame strobe for rxout_0_x
rxout_7_a	D20	output	DDC 7 serial out data. CDMA A: I data UMTS: Imsb DDC Parallel Interface I(12)
rxout_7_b	C21	output	DDC 7 serial out data. CDMA B: I data UMTS: Imsb – 1 DDC Parallel Interface I(13)
rxout_7_c	B20	output	DDC 7 serial out data. CDMA A: Q data UMTS: Qmsb DDC Parallel Interface I(14)
rxout_7_d	C20	output	DDC 7 serial out data. CDMA B: Q data UMTS: Qmsb – 1 DDC Parallel Interface I(15)
rxout_6_a	A19	output	DDC 6 serial out data. CDMA A: I data UMTS: Imsb DDC Parallel Interface I(8)
rxout_6_b	B19	output	DDC 6 serial out data. CDMA B: I data UMTS: Imsb – 1 DDC Parallel Interface I(9)
rxout_6_c	A18	output	DDC 6 serial out data. CDMA A: Q data UMTS: Qmsb DDC Parallel Interface I(10)
rxout_6_d	B18	output	DDC 6 serial out data. CDMA B: Q data UMTS: Qmsb – 1 DDC Parallel Interface I(11)
rxout_5_a	D18	output	DDC 5 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface I(4)
rxout_5_b	B17	output	DDC 5 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface I(5)
rxout_5_c	D17	output	DDC 5 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface I(6)
rxout_5_d	A17	output	DDC 5 serial out data. CDMA B: Q data UMTS: Qmsb – 1 Parallel Interface I(7)

Signal Name	Ball	Type	Description
rxout_4_a	A16	output	DDC 4 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface I(0)
rxout_4_b	B16	output	DDC 4 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface I(1)
rxout_4_c	D16	output	DDC 4 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface I(2)
rxout_4_d	A15	output	DDC 4 serial out data. CDMA B: Q data UMTS: Qmsb –1 Parallel Interface I(3)
rxout_3_a	B15	output	DDC 3 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface Q(12)
rxout_3_b	C15	output	DDC 3 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface Q(13)
rxout_3_c	A14	output	DDC 3 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface Q(14)
rxout_3_d	B14	output	DDC 3 serial out data. CDMA B: Q data UMTS: Qmsb –1 Parallel Interface Q(15)
rxout_2_a	D14	output	DDC 2 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface Q(8)
rxout_2_b	A13	output	DDC 2 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface Q(9)
rxout_2_c	C13	output	DDC 2 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface Q(10)
rxout_2_d	D13	output	DDC 2 serial out data. CDMA B: Q data UMTS: Qmsb –1 Parallel Interface Q(11)
rxout_1_a	A12	output	DDC 1 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface Q(4)
rxout_1_b	B12	output	DDC 1 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface Q(5)
rxout_1_c	D12	output	DDC 1 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface Q(6)
rxout_1_d	A11	output	DDC 1 serial out data. CDMA B: Q data UMTS: Qmsb –1 Parallel Interface Q(7)
rxout_0_a	B11	output	DDC 0 serial out data. CDMA A: I data UMTS: Imsb Parallel Interface Q(0)
rxout_0_b	C11	output	DDC 0 serial out data. CDMA B: I data UMTS: Imsb – 1 Parallel Interface Q(1)
rxout_0_c	B10	output	DDC 0 serial out data. CDMA A: Q data UMTS: Qmsb Parallel Interface Q(2)
rxout_0_d	A9	output	DDC 0 serial out data. CDMA B: Q data UMTS: Qmsb –1 Parallel Interface Q(3)

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER

### 4.3 Microprocessor Signals

Signal Name	Ball	Type	Description
d0	Y22	input/output	MPU register interface data bus bit 0 (LSB)
d1	Y21	input/output	MPU register interface data bus
d2	AB20	input/output	MPU register interface data bus
d3	AA20	input/output	MPU register interface data bus
d4	Y20	input/output	MPU register interface data bus
d5	W20	input/output	MPU register interface data bus
d6	V20	input/output	MPU register interface data bus
d7	AB19	input/output	MPU register interface data bus
d8	AA19	input/output	MPU register interface data bus
d9	Y19	input/output	MPU register interface data bus
d10	W19	input/output	MPU register interface data bus
d11	V19	input/output	MPU register interface data bus
d12	AB18	input/output	MPU register interface data bus
d13	AA18	input/output	MPU register interface data bus
d14	Y18	input/output	MPU register interface data bus
d15	W18	input/output	MPU register interface data bus bit 15 (MSB)
a0	T20	input	MPU register interface address bus bit 0 (LSB)
a1	U22	input	MPU register interface address bus
a2	U21	input	MPU register interface address bus
a3	W22	input	MPU register interface address bus
a4	V21	input	MPU register interface address bus
a5	W21	input	MPU register interface address bus bit 5 (MSB)
rd_n	T22	input	MPU register interface read – active low
wr_n	R20	input	MPU register interface write – active low
ce_n	T21	input	MPU register interface chip enable – active low
reset_n	R21	input	chip reset – active low
interrupt	M21	output	chip interrupt

#### 4.4 JTAG Signals

Signal Name	Ball	Type	Description
tdi	K22	input	JTAG test data in
tms	K21	input	JTAG test mode select
trst_n	J22	input	JTAG test reset (same as trst; the “_n” is for consistency - being active low) <i>Note: the trst_n pin should be asserted low after power up to insure the JTAG logic is properly initialized.</i>
tck	L20	input	JTAG test clock
tdo	L21	output	JTAG test data out

#### 4.5 Factory Test and No Connect Signals

Signal Name	Ball	Type	Description
testmode0	G21	input	Do not connect; internal pulldown
testmode1	G22	input	Do not connect; internal pulldown
scanen	H21	input	Do not connect; internal pulldown
fa002_scan	J20	input	Do not connect; internal pulldown
fa002_clk	H22	input	Do not connect; internal pulldown
fa002_out	J21	output	Do not connect
zero	H20	input	Do not connect; internal pulldown
fuse_out	F20	output	Do not connect
fuse_ena	D21	input	Do not connect; internal pulldown
fuse_bias	F21	input	Do not connect; internal pulldown

#### 4.6 Power and Ground Signals

Signal Name	Ball	Description
AVDD	H4, J3, L1, L2, M1, M2, N1, N2, R3, T4	Analog Power (3.3 V)
DRVDD	H6, H7, J8, K8, L8, P8, R8, T6, T7	Analog I/O Power (3.3 V)
AVSS	A1, A2, A3, A4, A5, B1, B2, B3, B4, B5, C1, C2, C3, C4, C5, D1, D2, D3, D4, D5, E1, E2, E3, E4, E5, F1, F2, F5, F6, F7, F8, F9, G1, G2, G3, G4, G5, G7, G8, G9, H2, J2, J4, J5, J6, K1, K2, K4, K5, K6, L4, L5, L6, L7, M4, M5, M6, M7, N4, N5, N6, N7, P1, P2, P4, P5, P6, R2, R4, R5, R6, T2, U1, U2, U3, U4, U5, U6, U7, U8, U9, V1, V2, V5, V6, V7, V8, W1, W2, W3, W4, W5, Y1, Y2, Y3, Y4, AA1, AA2, AA3, AA4, AB1, AB2, AB3, AB4	Analog Ground
DRVSS	H8, H9, J7, J9, K7, K9, M8, P7, P9, R7, R9, T8, T9	Analog I/O Ground
VDDS	B6, B21, D6, D11, D19, D22, E10, E11, E12, E13, E14, E15, E16, E17, E18, E19, K20, M20, P20, U11, U12, U13, U14, U15, U16, U17, U18, U19, V11, W7, AA6, AA21	Digital I/O Power (3.3 V), also called Vpad
DVDD	F22, G10, G19, H10, H19, J10, J19, K10, K19, L10, L19, M19, N19, P10, P19, R10, R19, V22	Digital Core Power (1.5 V), also called Vcore
DVSS	A6, A21, A22, B22, C6, C10, C14, C18, C22, E6, E7, E8, E9, E20, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, G11, G12, G13, G14, G15, G16, G17, G18, G20, H11, H12, H13, H14, H15, H16, H17, H18, J11, J12, J13, J14, J15, J16, J17, J18, K11, K12, K13, K14, K15, K16, K17, K18, L11, L12, L13, L14, L15, L16, L17, L18, M11, M12, M13, M14, M15, M16, M17, M18, N11, N12, N13, N14, N15, N16, N17, N18, N22, P11, P12, P13, P14, P15, P16, P17, P18, R11, R12, R13, R14, R15, R16, R17, R18, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, U10, U20, V9, W6, W8, Y5, Y6, Y11, Y14, Y17, AA5, AA22, AB5, AB21, AB22	Digital Ground

## 4.7 Digital Supply Monitoring

Signal Name	Ball	Description
dvddmon	L22	It is recommended that this pin be brought to a probe point for monitoring and debugging purposes.
dvssmon	M22	It is recommended that this pin be brought to a probe point for monitoring and debugging purposes.

## 4.8 JTAG

The JTAG standard for boundary scan testing will be implemented for board testing purposes. Internal scan test will not be supported. Five device pins are dedicated for JTAG support: tdi, tdo, tms, tck, and trst\_n. The JTAG bsdI configuration file is available at [www.ti.com](http://www.ti.com).

---


### NOTE

The trst\_n pin should be asserted after power up to insure the JTAG logic is properly initialized.


---



**5 Typical Characteristics**



**Figure 5-1.**



**Figure 5-2.**




Figure 5-3.




Figure 5-4.




Figure 5-5.




Figure 5-6.




Figure 5-7.




Figure 5-8.




Figure 5-9.






Figure 5-10.




G011

Figure 5-11.




G012

Figure 5-12.




G013

Figure 5-13.




G014

Figure 5-14.




G015

Figure 5-15.




G016

Figure 5-16.



G017

Figure 5-17.




G018

Figure 5-18.

**DDC Performance (WCDMA Carrier With Tone Blocker)**

$f_{DATA} = 61.44$  MSPS, DDC rate = 122.88 MSPS, WCDMA carrier at 70 MHz and  $-71$  dBFS, tone blocker at 73 MHz and  $-1$  dBFS.




G020

**Figure 5-19.**

**DDC Performance (CDMA Carrier With Two-Tone Blocker)**

$f_{DATA} = 78.6432$  MSPS. DDC rate = 78.6432 MSPS, CDMA2000 carrier at 70 MHz and  $-84$  dBFS, tone 1 at 70.9 MHz and  $-12$  dBFS, tone 2 at 71.7 MHz and  $-12$  dBFS.



G022

**Figure 5-20.**

Typical values are at  $T_A = 25^\circ\text{C}$ , differential input amplitude =  $-1\text{ dBFS}$ , test bus output




Figure 5-21.





Figure 5-22.

## 6 ANALOG-TO-DIGITAL CONVERTERS

The AFE8406 includes a high performance dual channel 14-bit 85-MSPS analog-to-digital converter (ADC). To provide a complete solution, each channel includes a high bandwidth linear sample-and-hold stage (S&H) and internal reference. An internal reference is provided, simplifying system design requirements, yet external reference can be used optionally to suit the accuracy and low drift requirements of the application.



B0105-01

**Figure 6-1. ADC Block Diagram**

The ADC digital output data and output clocks are connected directly to the rxin\_a and rxin\_b ports of the AFE8406 digital section. The ovra and ovrb outputs connect directly to the AFE8406 digital section and also to package balls. The ADC outputs can be accessed through the test bus in a decimate by 32x mode only.


### 6.1 ADC Operation

The conversion process is initiated by a falling edge of the external input clocks. Once the signal is captured by the input S&H, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results in data latency of 16.5 clock cycles, after which the output data is available as a 14-bit parallel word, coded in binary two's complement format to the AFE8406 receive section.

### 6.2 ADC Input Configuration

The analog input for the ADC consists of a differential sample-and-hold architecture implemented using a switched capacitor technique shown in [Figure 6-2](#).





- $L_1, L_2$  : 6 nH to 10 nH effective  
 $R_{1a}, R_{1b}$  : 5  $\Omega$  to 8  $\Omega$   
 $C_{1a}, C_{1b}$  : 2.2 pF to 2.6 pF  
 $CP_1, CP_2$  : 1.8 pF to 2.2 pF  
 $CP_3, CP_4$  : 1.2 pF to 1.8 pF  
 $C_A$  : 0.8 pF to 1.2 pF  
 $R_3$  : 80  $\Omega$  to 120  $\Omega$   
 Switches :  $S_{1a}, S_{1b}$  : On Resistance : 35  $\Omega$  to 50  $\Omega$   
 $S_2$  : On Resistance : 7.5  $\Omega$  to 15  $\Omega$   
 $S_{3a}, S_{3b}$  : On Resistance : 40  $\Omega$  to 60  $\Omega$   
 All switches Off Resistance : 10 G $\Omega$


All switches are on in sampling phase which is approximately one half of a clock period.

S0175-01

**Figure 6-2. Analog Input Stage**

This differential input topology produces a high level of ac performance for high sampling rates. It also results in a high usable input bandwidth, especially important for high intermediate-frequency (IF) or undersampling applications. The ADC requires each of the analog inputs (inp, inm) to be externally biased around the common-mode level of the internal circuitry (cm). For a full-scale differential input, each of the differential lines of the input signal swings symmetrically between  $cm + 0.575$  V and  $cm - 0.575$  V. This means that each input is driven with a signal of up to  $cm \pm 0.575$  V, so that each input has a maximum differential signal of 1.15  $V_{PP}$  for a total differential input signal swing of 2.3  $V_{PP}$ . The maximum swing is determined by the two reference voltages, the top reference (refpa and refpb) and the bottom reference (refma and refmb).

The ADC obtains optimum performance when the analog inputs are driven differentially. The circuit shown in [Figure 6-3](#) shows one possible configuration using an RF transformer.



**Figure 6-3. Transformer Input to Convert Single-Ended Signal to Differential Signal**

The single-ended signal is fed to the primary winding of an RF transformer. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode voltage ( $V_{CM}$ ) from the ADC is connected to the center-tap of the secondary winding. To ensure a steady low-noise  $V_{CM}$  reference, best performance is obtained when the CM output is filtered to ground with a 10- $\Omega$  series resistor and parallel 0.1- $\mu\text{F}$  and 0.001- $\mu\text{F}$  low-inductance capacitors.

Output  $V_{CM}$  is designed to directly drive the ADC input. When providing a custom CM level, be aware that the input structure of the ADC sinks a common-mode current in the order of 200  $\mu\text{A}$  (100  $\mu\text{A}$  per input). Equation (1) describes the dependency of the common-mode current and the sampling frequency:

$$20 + \frac{400\mu\text{A} \times f_s(\text{in MSPS})}{125 \text{ MSPS}} \tag{6-1}$$

This equation helps to design the output capability and impedance of the driving circuit accordingly.

When it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine single-ended operational amplifiers with an RF transformer, or to use a differential input/output amplifier without a transformer, to drive the input of the AFE8406 ADC. Texas Instruments offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202, OPA847, and OPA695) that can be selected depending on the application. An RF gain block amplifier, such as Texas Instruments THS9001, can also be used with an RF transformer for high input frequency applications. The THS4503/6/9 are recommended differential input/output amplifiers. Table 6-1 lists the recommended amplifiers.

**Table 6-1. Recommended Amplifiers to Drive the Input of the AFE8406**

INPUT SIGNAL FREQUENCY	RECOMMENDED AMPLIFIER	TYPE OF AMPLIFIER	USE WITH TRANSFORMER?
DC to 20 MHz	THS4503/6/9	Differential in/out amplifier	No
DC to 50 MHz	OPA847	Operational amplifier	Yes
10 MHz to 120 MHz	OPA695	Operational amplifier	Yes
	THS3201	Operational amplifier	Yes
	THS3202	Operational amplifier	Yes
Over 100 MHz	THS9001	RF gain block	Yes

When using single-ended operational amplifiers (such as the THS3201, THS3202, OPA847, or OPA695) to provide gain, a three-amplifier circuit is recommended with one amplifier driving the primary of an RF transformer and one amplifier in each of the legs of the secondary driving the two differential inputs of the ADC. These three amplifier circuits minimize even-order harmonics. For high-frequency inputs, an RF gain block amplifier can be used to drive a transformer primary; in this case, the transformer secondary connections can drive the input of the ADC directly, as shown in Figure 6-3 or with the addition of the filter circuit shown in Figure 6-4.

Figure 6-4 illustrates how  $R_{IN}$  and  $C_{IN}$  can be placed to isolate the signal source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. It is recommended that these components be included in the AFE8406 circuit layout when any of the amplifier circuits discussed previously are used. The components allow fine-tuning of the circuit performance. Any mismatch between the differential lines of the ADC input produces a degradation in performance at high input frequencies, mainly characterized by an increase in the even-order harmonics. In this case, special care should be taken to keep as much electrical symmetry as possible between both inputs.

Another possible configuration for lower-frequency signals is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring dc coupling of the input. Flexible in their configurations (see Figure 6-5), such amplifiers can be used for single-ended-to-differential conversion, signal amplification.




Figure 6-4. Converting a Single-Ended Input Signal to a Differential Signal Using an RF Transformer




Figure 6-5. Using the THS4503 With the AFE8406

### 6.3 ADC Input Voltage Over-Stress

The AFE8406 ADC can handle absolute maximum voltages of 3.6 V DC on the input pins inp and inm. For DC inputs between 3.6 V and 3.8 V, a 25-Ω resistor is required in series with the input pins. For inputs above 3.8 V, the device can handle only transients, which need to have less than 5% duty cycle of

overstress. The input pins connect internally to an ESD diode to AVDD, as well as a switched capacitor circuit. The sampling capacitor of the switched capacitor circuit connects to the input pins through a switch in the sample phase. In this phase, an input larger than 2.65 V would cause the switched capacitor circuit to present an equivalent load of a forward biased diode to 2.65 V in series with a 60-Ω impedance. Also, beyond the voltage on AVDD, the ESD diode to AVDD starts to become forward biased.


In the phase where the sampling switch is off, the diode loading from the input switched capacitor circuit is disconnected from the pin, while the ESD loading to AVDD is still present.

**CAUTION**

**A violation of any of the previously stated conditions could damage the device (or reduce its lifetime) either due to electromigration or gate oxide integrity. Care should be taken not to expose the device to input over-voltage for extended periods of time as it may degrade device reliability.**

**6.4 ADC Reference Circuit**

The AFE8406 ADC has built-in internal reference generation, requiring no external circuitry on the printed circuit board (PCB). For optimum performance, it is best to connect both refp and refm to ground with a 1-μF decoupling capacitor in series with a 20-Ω resistor, as shown in the Figure 6-6. In addition, an external 56.2-kΩ resistor should be connected from iref to AVSS to set the proper current for the operation of the ADC, as shown in Figure 6-6. No capacitor should be connected between these pins; only the 56.2-kΩ resistor should be used.



S0179-01

**Figure 6-6. REFP, REFM, and IREF Connections for Optimum Performance**

**6.5 ADC Clock Input**

The AFE8406 ADC clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. The common-mode voltage of the clock inputs is set internally to cm using internal 5-kΩ resistors that connect clkp and clkm to cm, as shown in Figure 6-7.




Figure 6-7. Clock Inputs

When driven with a single-ended CMOS clock input, it is best to connect clkm to ground with a 0.01- $\mu$ F capacitor, while clkp is ac-coupled with a 0.01- $\mu$ F capacitor to the clock source, as shown in Figure 6-8.




Figure 6-8. AC-Coupled, Single-Ended Clock Input

The ADC clock input can also be driven differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.01- $\mu$ F capacitors, as shown in Figure 6-9.




Figure 6-9. AC-Coupled, Differential Clock Input

For high input frequency sampling, it is recommended to use a clock source with low jitter. Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided.

Bandpass filtering of the source can help produce a 50% duty cycle clock and reduce the effect of jitter. When using a sinusoidal clock, the clock jitter further improves as the amplitude is increased. In that sense, using a differential clock allows for the use of larger amplitudes without exceeding the supply rails and absolute maximum ratings of the ADC clock input.

## 7 RECEIVE DIGITAL SIGNAL PROCESSING

The down conversion section of the AFE8406 consists of the receive input interface, the rx\_distribution bus, and 8 digital downconverter blocks.


The purpose of the receive input interface is to accept signal data from four 16-bit input ports, measure the input signal power, control the digital VGA and to distribute the data to the DDC blocks. The input interface also has a user-controlled test generator and noise source.

The rx\_distribution bus distributes the four channels of signal data to each of the 8 DDC blocks.

Each DDC block selects one of the four channels (or 2 for complex input data) from the rx\_distribution bus and then performs downconversion tuning, programmable delay, channel filtering with decimation, power measurement, fixed gain adjust and/or automatic gain control. Each DDC block can support 1 UMTS channel, 2 CDMA channels or 2 TD-SCDMA channels. An optional mode permits stacking two DDC blocks in UMTS mode to provide double-length final pulse shaping filtering.

Tuned, filtered, and decimated signal data is output in bit serial or parallel format.

### 7.1 Receive Input Interface



B0106-01

- (1) Hard-wired to internal ADCA
- (2) Hard-wired to internal ADCB

**Figure 7-1. Receive Data Input Interface**

The AFE8406's receive input data interface accepts data from several sources:

- Signal data from the two integrated 14-bit ADCs
- Signal data presented at the two 16-bit digital data input ports.
- An LFSR test signal generator allows the AFE8406 to be tested using a known repetitive data sequence.

For the rxin\_c and rxin\_d input ports, signal data can be provided in binary or 2s complement form. The location of the ADC's MSB can be programmed to allow additional AGC headroom if desired. For example, a 14-bit ADC may be connected with the MSBs aligned or shifted down to allow the AGC additional gain range before clipping the signal.

Signal data can be accepted at rates up to rxclk in UMTS mode for either 8 normal channels or 4 double length final pulse shaping filter channels. In CDMA mode the maximum input rate is rxclk for real inputs, or rxclk/2 for complex inputs. For maximum filter performance, higher clock rates generally allow longer filters.

Complex signal data is input with I data driving one input port and Q data driving another. This means that there are only two signal data ports available when using complex input mode. The mapping of I and Q data onto the four input ports is programmable.

Signal input data is clocked into 8-stage FIFOs using a matching external clock signal adcclock\_a/b/c/d. Signal data is clocked out of the FIFO from a gated rxclk (the AFE8406 receive section clock). The FIFO allows arbitrary phase relationship between adcclock\_a/b/c/d and rxclk. The frequency relationship is mandated by the programmed configuration.

The test and noise generator can supply test sequences or add noise to the input signal data. The test sequences, when combined with the checksum generators, are useful for initial board debug or power-on self-test.

For applications that require receiver desensitization, the noise generator can add noise to input data streams.

The two ADC input ports, rxin\_a and rxin\_b, can be passed to the testbus control block, decimated by 32x, and routed directly to the AFE8406 testbus output pins. The key requirement of this function is to be able to verify the performance of the ADC by reconstructing the samples, while limiting the output sample rate to less than 5 MHz using an 85-MHz ADC sample rate.

Many other internal chip signals can be routed to the testbus for evaluation and debug purposes. When the testbus is enabled, the rxin\_c and rxin\_d ports are driven as digital outputs.

Each of the four outputs to the DDC channels includes a 1- to 64-sample delay line.


PROGRAMMING	
VARIABLE	DESCRIPTION
ssel_ddc(2:0)	Selects the sync source for the DDC data input mux and mixer. This sets the sync source for DDC input clock generation and synchronization for all DDC channels.
offset_bin_X	Selects offset binary input when set, 2s complement input when cleared. X={a,b,c,d}. Note that the internal ADCs use 2s complement format, so offset_bin_a and offset_bin_b must be set.
msb_pos_X(2:0)	Identifies the connection location of the ADC's MSB. Programmed values of {0..7} corresponds to msb at {rxin_x_15..rxin_x_8}. X={a,b,c,d}

### 7.1.1 Receive FIFO

The receive FIFO consists of an 8 stage memory and 2 counters generating the input write pointer and output read pointer. When the FIFO receives a sync signal, the input and output pointers are initialized with a write to read pointer offset of four samples. Input samples from rxin\_X (writes) are clocked with the adcclock\_X input clock rising edges, and the input pointer advances on each clock rising edge. Output samples (reads) and the output pointer are clocked with the rxclk input signal rising edges, divided by the programmed sample rate loaded into the rate\_sel(1:0) control register.

PROGRAMMING	
VARIABLE	DESCRIPTION
adc_fifo_bypass	When set, bypasses the input FIFOs and input data is latched directly using the rxclk. When cleared, input data is latched using the adcclk_a/b/c/d inputs.
ssel_adc_fifo(2:0)	Selects the sync source for the FIFO state machines. This sync signal initializes the FIFO input and output pointers.
rate_sel(1:0)	This selects the FIFO input and output rate; {rxclk, rxclk/2, rxclk/4 or rxclk/8 }. For example, with rxclk at 153.6MHz, set rate_sel to 0, 1, 2 or 3 respectively for adcclk_a/b/c/d 153.6, 76.8, 38.4 or 19.2MHz. Must be set the same as register ch_rate_sel(1:0).
adc_fifo_strap_ab	When set, the rxin_a and rxin_b FIFO input and output pointers are synchronized to support complex input signals.
adc_fifo_strap_cd	When set, the rxin_c and rxin_d FIFO input and output pointers are synchronized to support complex input signals.

### 7.1.2 Receive Input Power Meters




B0107-01

**Figure 7-2. Receive Input Power Meters**


Four Receive Input RMS power meters are provided. For real inputs, the four power meters can be used to measure the RMS power of the combined carriers in each of the four input signals (the Q input is held at zero). For complex inputs, two power meters can be use to measure the combined complex power and two can be disabled.





B0108-01

Figure 7-3. Detailed Functionality of Receive Input Power Meter



T0116-01

Figure 7-4. Receive Input Power Meter Timing

Power is calculated by squaring each 16-bit I (I and Q for complex inputs) sample, summing, and then integrating the summed-squared results into a 58-bit accumulator over a programmable integration period. The integration period is programmed into the 21-bit counter, in 8 sample increments. The power read is:

$$\text{power} = [ (I^2) \times (N \times 8 + 1) ] \text{ for real inputs where } N \text{ is the integration count.}$$

$$\text{power} = [ (I^2 + Q^2) \times (N \times 8 + 1) ] \text{ for complex inputs where } N \text{ is the integration count.}$$

A programmable 21-bit interval counter sets the power measurement interval (how often power will be measured) in 8 sample increments. A measurement integration period is started at the beginning of each interval period.

The process begins with a sync event starting the 9-bit delay counter. After  $(8 \times \text{sync\_delay} + 2)$  samples, the integration interval is started. Integration continues until the integration count is met, at which point the 58-bit integrator results are transferred to the read-only register and an interrupt is generated. A new measurement period starts at the end of the interval period.

The 21-bit counters in 8 sample increments allow up to 104.8 mS interval times at 160-MHz clock.

**NOTE**

*Each of the four composite RMS power meter blocks has its own delay sync, interval, and integration period counters, as well as separate sync source registers.*

PROGRAMMING	
VARIABLE	DESCRIPTION
recv_pmeterX (57:0)	58-bit power measurement result. X= {0,1,2,3}.
recv_pmeterX_sqr_sum(20:0)	21-bit integration (square and sum) period. X= {0,1,2,3}.
recv_pmeterX_sync_delay(8:0)	Power meter delay sync period. X= {0,1,2,3}.
recv_pmeterX_strt_intrvl(20:0)	21-bit measurement interval. X= {0,1,2,3}. <i>The strt_intrvl value must be greater than the sqr_sum value.</i>
ssel_recv_pmeter_X(2:0)	Sync source. X= {0,1,2,3}.
pmeterX_iq	Selects complex power measurement input mode when set. X= {0,1,2,3}.
recv_pmeterX_ena	Enables power meter when set. X= {0,1,2,3}.

**7.1.3 Receive Input AGC (RAGC)**

Input signals from the ADCs can be used to create a front end composite AGC loop when combined with a digitally controlled variable gain amplifier (DVGA) connected before the ADCs. The AGC system operates by integrating the square of the ADC samples over a programmable interval and applying a table driven error signal to a loop integrator based on the squared integration output. The error table maps the signal power to a user programmed error value. The loop integrator output is used to drive map tables to control the DVGA output pins and a gain adjustment multiplier. Fast updates can be enabled if desired, to cause the loop integrator to quickly adjust to interfering signals. The ADC input signals can also be passed through a high pass filter to remove DC offset before squaring the input.

The programmable error table, integrator mapping tables, and clip thresholds, when combined with the user programmable interval timers provide a highly flexible AGC function.




A sync event will always reinitialize the integrate and dump interval timer, and terminate the pending update to the loop accumulator from the current integrate and dump measurement interval. For example, if a sync event occurs during an integrate and dump interval, that interval will be terminated without updating the loop, and the integrate and dump accumulator will be cleared. After the programmed sync delay, a new interval will start.

The AGC includes a dual threshold clip detect function, using two programmable 16-bit thresholds and programmable counters. The clip detector will cause immediate loop accumulator updates while the clip event is active. The 16-bit clip error value is aligned at the MSBs of the loop accumulator. Clip events are qualified when a programmed number of samples are above the high clip threshold during the programmable clip window time. For example, a clip event can be defined as 8 samples above the clip high threshold in a 256 sample window; the clip high threshold, the number of samples above the high clip threshold and the sample window time are programmable. Once the clip event has occurred, the clip duration is controlled by the clip low threshold value, clip low samples value and clip low timer. The clip event is cleared when the number of samples below the low clip threshold exceeds the programmed value within the clip low timer window. The clip low threshold, number of clip low samples and the clip low window timer are programmable.

The AGC blocks can be paired together, rxin\_a with rxin\_b, and rxin\_c with rxin\_d, to produce a complex input AGC mode. The clip detector output from the rxin\_b/d AGCs is logically OR'ed with the rxin\_a/c clip detect outputs. The squared input function before the integrate and dump and signal level detector is replaced with a  $I^2 + Q^2$  power calculation. The accumulator MSBs from the rxin\_a/c AGCs are connected to the rxin\_c/d DVGA map table and gain map table inputs. This arrangement allows the AGCs to operate in a direct conversion receiver system by controlling the  $I^2 + Q^2$  complex signal level.

The highpass filter is a 32-bit accumulator followed by an adjustable shift to control the corner frequency, a subtractor to remove the accumulated offset and a final limiter to produce a 16-bit result. The highpass filter function is enabled by setting hp\_ena; clearing hp\_ena holds the accumulator reset.



B0110-01

**Figure 7-6. High Pass Filter in Receive Input AGC**


PROGRAMMING	
VARIABLE	DESCRIPTION
ragc_bypass_X	Bypasses the entire receive AGC circuit when set. x = {0,1,2,3}
hp_ena_X	Enables high pass filter when set
hp_corner_X(2:0)	Adjusts the corner frequency of the high pass filter
integ_interval_X(23:0)	Integrate and dump signal power measurement interval in samples.
acc_shift_X(4:0)	Shift down amount following the integrate and dump accumulator.
acc_offset_X(5:0)	Offset value applied to the shifted integrate and dump output.
ragc_sync_delay_X(7:0)	AGC sync delay interval, from 1 to 256 samples.
ssel_ragc_interval_X(2:0)	Sync source selection for the interval timer.
ssel_ragc_freeze_X(2:0)	Sync source selection for AGC freeze

PROGRAMMING	
VARIABLE	DESCRIPTION
ssel_ragc_clear_X(2:0)	Sync source selection for the AGC loop accumulator clear
ragc_freeze_X	Register bit to freeze the AGC when set
ragc_clear_X	Register bit to clear the AGC accumulator when set
ragc_update_X(7:0)	Sets the number of updates per sync event, after which no further updates will occur until the next sync event. Program to 0x00 to continually update.
sd_ena_X	Enables freezing the AGC with the signal detector when set
sd_thresh_X(15:0)	Signal detection threshold for AGC channel X. This 16-bit word is lined up with bits 23 down to 8 of the square output. The smallest signal level is that can be programmed is therefore 16 LSBs on the ADC input, and the largest is 4095 LSBs at the ADC input.
sd_samples_X(15:0)	The number of samples below the signal detection threshold within the signal detect sample timer window required to freeze on the AGC.
sd_timer_X(15:0)	Window timer to qualify signal detection.
clip_hi_thresh_X(15:0)	Clip detector high threshold
clip_lo_thresh_X(15:0)	Clip detector low threshold
clip_hi_samples_X(7:0)	A clip event is detected when this number of samples above the clip high threshold within the clip high sample timer window exceeds this value.
clip_lo_samples_X(7:0)	A clip event ends when this number of samples below the clip low threshold within the clip low sample timer window exceeds this value.
clip_hi_timer_X(15:0)	Window timer to qualify clip events.
clip_lo_timer_X(15:0)	Window timer to determine when the clip event ends.
clip_error_X(15:0)	Error signal applied to the AGC accumulator when a clip event is active. This data is MSB aligned, and therefore can cause immediate changes to the accumulator.
ragc_error_map_X	128w × 8b memory holding the log to error look up table.
dvga_map_X	64w × 6b memory holding the accumulator to DVGA look up table
gain_map_X	64w × 16b memory holding the accumulator to GAIN look up table (256 decibels is unity gain).
delay_adj_X(4:0)	Delay between DVGA output updates and gain map updates to compensate for ADC pipeline delays, etc.
err_shift_X(4:0)	Error map table output shift up before adding to loop accumulator
complex01	Enables complex AGC mode on inputs rxin_a and rxin_b when set
complex23	Enables complex AGC mode on inputs rxin_c and rxin_d when set
ragcX_accum(31:0)	32-bit read only register holding the current contents of the loop accumulator.
3-state(10:7)	3-state controls for the dvga_d/c/b/a output pins; pins are in the high-impedance state when the 3-state bits are set.
ragc_mpu_ram_read	When set, the receive AGC map rams are readable via the MPU control interface. <i>The AFE8406 signal path is not operational when this bit is set, it is intended for debug purposes only.</i>

### 7.1.4 Test and Noise Signal Generator

The test and noise generator can generate test signals to replace the rxin\_a/b/c/d inputs as a tool for debug, evaluation and self test. Checksum generators included in the individual DDC channels at the outputs can be used in conjunction with the noise generator and the internal sync timer block to create the built in self test function.


The test and noise signal source included in this block is a 23-bit linear feedback shift register (LFSR) with a fixed polynomial and fixed initialization state. A sync input is required to initialize the LFSR, and the sync source is connected to the ddc\_counter output signal.



**Figure 7-7. Noise Signal Generator**

Receive Input Port	LFSR Seed Value, MSB to LSB
rxin_a	100 0000 0000 0000 0001 0000 (0x400010)
rxin_b	010 0110 1110 0110 1100 1110 (0x26E6CE)
rxin_c	110 1110 1010 0010 1001 1000 (0x6EA298)
rxin_d	000 1011 0001 1110 1011 0111 (0x0B1EB7)

The 23-bit LFSR output signal if used to create a 16-bit “dout(15:0)” test signal using XOR combinations of the LFSR bits.




B0112-01

**Figure 7-8. Mapping of LFSR Values to Output Bits**

To enable the test signal generator, the `slf_tst_ena` control bit is set. The `rxin_a/b/c/d` signals will be then replaced by the four generator output streams. To use this test signal generator as a signal source for self test, the user must also set the `adc_fifo_bypass` control bit. Setting the `adc_fifo_bypass` control bit causes the `adcclk_a/b/c/d` input clocks to be internally replaced with `rxclk/N`, where `N` is as programmed with the `rate_sel(1:0)` control bits to {1,2,4 or 8}.


The test signal generators can also output a programmable constant value. All four test signal generators output the same programmable constant value.



B0113-01

**Figure 7-9. Block diagram of Noise Generator Input Options**

The LFSR circuits can also be used to add noise to the rxin\_a/b/c/d input signals by setting the rduz\_sens\_ena control register bit. The magnitude of the noise added can be adjusted by programming the nz\_pwr\_mask(15:0) control register. In [Figure 7-10](#), x = {a,b,c or d}.



B0114-01

**Figure 7-10. Detail Circuit for Adding Noise Generator Signal to rxin Signal**



PROGRAMMING	
VARIABLE	DESCRIPTION
slf_tst_ena	When set, the test signal generators replace the rxin_a/b/c/d input signals with internally generated psuedo random sequences. The fifo_bypass bit must be set when this bit is set.
rdudz_sens_ena	Enables the LFSR, adding noise to the ADC input data when set.
nz_pwr_mask(15:0)	Selects the power of the noise added to the ADC input data.
adc_fifo_bypass	When set, the FIFO is essentially bypassed, and the adcclock_a/b/c/d clock input ports are ignored.
ddc_counter(31:0)	32-bit general purpose counter interval
ddc_counter_width(7:0)	8-bit general purpose counter timeout width pulse
ssel_ddc_counter(2:0)	Sync source selection for the general purpose counter
self_test_constant(17:0)	18-bit self test constant value applied to all 4 rxin_a/b/c/d inputs when self_test_const_ena is set.
self_test_const_ena	Enables the self test constant value for rxin_a/b/c/d

### 7.1.5 Sample Delay Lines


The four sample delay line blocks each consist of a 64 register memory and a state machine. The state machine uses a counter to control the write (input) pointer, and the programmed read offset register data to create the read (output) pointer. Programming larger read offset register values increases the effective delay at a resolution equal to the sample rate.

The read offset registers, delay\_line\_X, are double buffered. Writes to these registers may occur anytime, but the actual values used by the circuit will not be updated until a delay line sync event occurs.

PROGRAMMING	
VARIABLE	DESCRIPTION
delay_line_X(5:0)	Read offset into the 64 element memory for each delay line. X= {0,1,2,3}.
ssel_delay_line_X(2:0)	Selects the sync source used to update the double buffered delay line register.

### 7.1.6 Test Bus

When the test bus is enabled, the rxin\_c(15:0) and rxin\_d(15:0) ports become outputs, and the dvga\_c and dvga\_d pins are combined with these pins to allow 36-bit wide signals from the DDC channels and the receive input interface to be multiplexed to this test output port. Many of these sources can be decimated to reduce the output sample rates.




B0115-01

**Figure 7-11. Test Bus Output Circuit Showing Options for Selecting Signal**

PROGRAMMING	
VARIABLE	DESCRIPTION
ssel_tst_decim(2:0)	Selects the sync source for the testbus decimator
tst_decim_delay(3:0)	Sets the testbus decimator delay from sync
tst_decim17	Must be cleared
tst_on	Enables the test bus; rxin_c(15:0) and rxin_d(15:0) are changed from inputs to outputs, dvga_c(5:0) and dvga_d(5) are used as part of the test bus.
tst_select(3:0)	Selects the source block for the testbus output; DDC0-7 or Receive Interface.
ddc_tst_sel(5:0)	Selects the signal to be output from the DDC block
tst_rate_sel(4:0)	Sets the testbus output clock tst_clk period to (tst_rate_sel + 1) rxclk cycles. When the testbus source is set to the ADC FIFO, tst_rate_sel(4:0) must be set to 0 for an output.
tst_clk_pol	Selects the polarity of the test clock output at dvga_c(1) when the test bus is enabled; 0 for rising edge in the center of valid data, 1 for falling edge in the center of valid data. No effect when tst_rate_sel is "00000".

## 7.2 DDC Organization




**Figure 7-12. DDC Organization for Single Length Filter Mode**

The AFE8406 provides downconversion for up to 8 UMTS receive channels, 16 CDMA2000 receive channels or 16 TD-SCDMA receive channels. Downconversion channels are organized into 8 DDC blocks. Each individual DDC block provides 2 CDMA2000 or 2 TD-SCDMA DDC channels, A and B, or 1 UMTS channel.

Both CDMA DDC channels in a DDC block can be independently tuned, though they would likely be used as diversity pairs and tuned to the same frequency. Filter coefficients are shared between the two CDMA DDC channels within a block.

Two adjacent DDC blocks (for example, DDC0 and DDC1) can be strapped together to form a single UMTS DDC channel with double-length final pulse shaping filtering. The AFE8406 can therefore provide 4 UMTS DDC channels with double-length final PFIR filtering as shown in the following diagram.



B0117-01

**Figure 7-13. DDC Organization for Double Length Filter Mode**

PROGRAMMING	
VARIABLE	DESCRIPTION
ddc_ena	When set, turns on the DDC.
cdma_mode	When set, puts the DDC block in dual channel CDMA mode.
gbl_ddc_write	When set, all subsequent programming (writes only) for DDC0 and DDC1 is also written to DDC2/4/6 and DDC3/5/7.

7.2.1 Downconverter Function Blocks





Figure 7-14. DDC Functional Block Diagram

Each AFE8406 downconversion block can process two CDMA carriers or a single UMTS carrier. Signal data is selected from one of four ports for real inputs, or two of four ports for complex inputs. Data from the selected port(s) is multiplied with a complex, programmable numerically controlled oscillator (NCO) which tunes the signal of interest to baseband. The delay adjust and zero pad blocks permits adjustment of the delay in the end-to-end channel. Zero padding interpolates the signal to the rxclk rate. Filtering consists of a six stage CIC filter which decimates the tuned data by a factor from 4 to 32, a compensating FIR filter (CFIR) which decimates by a factor of two, followed by a programmable FIR filter (PFIR) which does not decimate. The output interface block can be programmed to decimate by 2 if desired.

The RMS power meter measures the power within the channel’s bandwidth. The AGC automatically drives the gain and keeps the magnitude of the signal at a user-specified level. This allows fewer bits to represent the signal. The serial output interface formats and rounds the output data. Each of the above blocks is described in greater detail in the following sections.

**7.2.2 DDC Mixer**



B0119-01

**Figure 7-15. Mixer Functional Block Diagram**

The receive mixer translates the input (from one of the input signal sources) to baseband where subsequent filtering is performed to isolate the signal of interest. The mixer is a complex multiplier that accepts 18-bit I and 18-bit Q signal data from the receive input interface and 20-bit sine and cosine sequences from the NCO. The NCO generates a mixing frequency (sometimes referred to as a local oscillator, or LO) specified by the user so that the desired signal of interest is tuned to 0 Hz.

A DDC channel can support one UMTS signal directly, or two CDMA channels at half the input rate. When in CDMA mode, each channel may be set independently; the path selection and the mixer tuning and phase. The mixer output produces two complex streams; one representing the signal path for the A-side DDC, the other the B-side. Each of these streams drives a channel delay and zero pad block.


The maximum input rate for UMTS is rxclk for either real or complex input data.

The maximum input rate in CDMA mode with real inputs is rxclk (remix\_only is set, see the following).

The maximum input rate in CDMA mode with complex inputs is rxclk/2 due to sharing of multiplier resources.

PROGRAMMING	
VARIABLE	DESCRIPTION
ddcmux_sel_a(3:0)	Programs the I and Q complex input data routing onto two of the four input ports for stream A of CDMA DDC
ddcmux_sel_b(3:0)	Programs the I and Q complex input data routing onto two of the four input ports for stream B of CDMA DDC
remix_only	For CDMA mode only, set this bit for real input data at the rxclk rate. For complex inputs in CDMA mode, the maximum input data rate is rxclk/2, and this bit must be cleared. For CDMA mode with real inputs at the rxclk/2 rate or lower, this bit must be cleared
zero_qsample	When set, the Q samples used by the mixer are always zero. This bit should be set for real only inputs in UMTS mode, or real only inputs in CDMA mode when the input sample rate is rxclk/2 or lower.
ch_rate_sel(1:0)	Specifies the input channel data rate (rxclk, rxclk/2, rxclk/4, or rxclk/8 MSPS). <b>MUST BE SET THE SAME AS REGISTER rate_sel(1:0).</b>
mixer_gain	When asserted, adds 6dB of gain in the mixer. This gain is highly recommended.

### 7.2.3 DDC Number Controlled Oscillator (NCO)



B0120-01


Figure 7-16. Detailed NCO Circuit

The NCO is a digital complex oscillator that is used to translate (or downconvert) an input signal of interest to baseband. The block produces programmable complex digital sinusoids by accumulating a frequency word which is programmed by the user. The output of the accumulator is a phase argument that indexes into a sin/cos ROM table which produces the complex sinusoid. A phase offset can be added prior to indexing if desired for channel calibration purposes. This will change the sin/cos phase with respect to other channels' NCOs.

A 5-bit dither generator is provided and generates a small level of digital pseudo-noise that is added to the phase argument below the bottom bits and is useful for reducing NCO spurious outputs. This dither generation is enabled by setting the dither\_ena bit; the magnitude of the dither can be reduced by setting one or both of the dither\_mask bits.


DITHER PROGRAMMING	
VARIABLE	DESCRIPTION
dither_ena	When set turns dither on. Clearing turns dither off.
dither_mask(1:0)	Masks the MSB and MSB-1 dither bits, respectively, when set.

The NCO spurious levels are better than  $-115$  dBc. Added phase dither randomizes the periodic nature of the phase accumulation process and reduces low-level spurious energy. For some frequencies ( $N \times F_s/24$ , where  $N = \{1, 2, \dots, 23\}$ ) dither is ineffective – in these cases an initial phase of 4 reduces NCO spurs. Figure 7-17 show the spur level performance of the NCO without dither, with dither, and with a phase offset value.




a) Worst Case Spectrum Without Dither

**Figure 7-17. NCO SFDR - Without Dither**




b) Spectrum With Dither (Tuned to Same Frequency)

**Figure 7-18. NCO SFDR - With Dither**



a) Plot Without Dither or Phase Initialization

**Figure 7-19. NCO Spectra (0 and Fs/4) - Without Dither or Phase Initialization**



b) Plot With Dither or Phase Initialization

**Figure 7-20. NCO Spectra (0 and Fs/4) - With Dither or Phase Initialization**

The tuning frequency is specified as a 32-bit frequency word and is programmed as two sequential 16-bit words over the control port. The NCO frequency resolution is  $F_{clk} / 2^{32}$ , where  $F_{clk}$  is the ADCCLK frequency. As an example, at an input clock rate of 61.44 MHz, the frequency step size would be approximately 14 milli-Hertz. The Frequency Word is determined by the formula:

$$\text{Frequency Word (in decimal)} = 2^{32} \times \text{Tuning Frequency} / F_{clk}$$

Note that frequency tuning words can be positive or negative valued. Specifying a positive frequency value translates complex negative frequencies upwards towards 0 Hertz. Specifying a negative tuning frequency translates complex positive frequencies downwards towards 0 Hertz.

FREQUENCY PROGRAMMING	
VARIABLE	DESCRIPTION
phase_add_a(31:0)	32-bit tuning frequency word for the A-side DDC when in CDMA mode. Also for UMTS mode.
phase_add_b(31:0)	32-bit tuning frequency word for the B-side DDC when in CDMA mode. Not used in UMTS mode.



Each of the 16 CDMA DDC channels can be loaded with unique frequency words.

The phase of the NCO's Sin/Cos output can be adjusted relative to the phase of other channel NCOs by specifying a Phase Offset. The Phase Offset is programmed as a 16-bit word, yielding a step size of about 5.5 m°. The Phase Offset Word is determined by the formula:

$$\text{Phase Offset Word} = 2^{16} \times \text{Offset\_in\_Degrees} / 360 \text{ or,}$$

$$\text{Phase Offset Word} = 2^{16} \times \text{Offset\_in\_Radians} / 2\pi$$

PHASE PROGRAMMING	
VARIABLE	DESCRIPTION
phase_offset_a(15:0)	16-bit phase offset word for the A-side DDC when in CDMA mode. Also for UMTS mode.
phase_offset_b(15:0)	16-bit phase offset word for the B-side DDC when in CDMA mode. Not used in UMTS mode.

Each of the 16 CDMA DDC channels can be loaded with unique phase offset words.

Various synchronization signals are available which are used to synchronize the NCOs of all channels with respect to each other. Frequency Sync and Phase Offset Sync determine when frequency and phase offset changes occur. For example, generating a Frequency Sync after programming the two frequency words will cause the NCO (or multiple NCOs) to change frequency at that time, rather than after each of the three frequency words is programmed over the control bus. The Zero Phase Sync signal is used to force the sine and cosine oscillators to their zero phase state. Dither Sync can be used to synchronize the dither generators of multiple NCOs. The NCOs used in the transmit section are identical to what is described for the receive section. Note that there is one set of sync's provided for each DDC. When one DDC is used to process two CDMA signals, the syncs are shared between them.


SYNC PROGRAMMING	
VARIABLE	DESCRIPTION
ssel_nco(2:0)	Sync source for NCO accumulator reset
ssel_dither(2:0)	Sync source for NCO dither reset
ssel_freq(2:0)	Sync source for NCO frequency register loading
ssel_phase(2:0)	Sync source for NCO phase register loading

## 7.2.4 DDC Filtering and Decimation

The purpose of the receive filter chain is to isolate the signal of interest (and reject all others) that has been previously translated to baseband via the mixer and NCO. The overall decimation through the chain needs to be considered. The goal, generally, is to output the isolated signal at a rate that is twice (2X) the signal's chip rate. For UMTS this would be 7.68 MSPS and for CDMA the output rate should be 2.4576 MSPS. TD-SCDMA systems require the output rate be the chip rate of 1.28 MSPS. The output interface is programmed to decimate by 2 for the TD-SCDMA case.

Receive filtering and decimation is performed in several stages:

- Zero padding to interpolate the input sample rate (if needed) up to the rxclk rate
- High rate decimation (4 to 32) using a six stage cascade-integrate-comb filter (CIC)
- Decimate by two compensation filtering using the programmable compensating FIR filter (CFIR)
- Pulse-shape filtering via the programmable FIR filter (PFIR) with no decimation
- Output interface, serial or parallel format, with no decimation or decimate by 2



B0121-01

**Figure 7-21. DDC Filtering Functional Block Diagram**


Table 7-1 contains some examples of decimation and sample rates at the output of each block for UMTS, CDMA and TD-SCDMA standards at various supported input samples. For each example, the differential ADC clocks are provided to the AFE8406 at the input sample rate and the rxclk is provided at the zero pad output rate.

**Table 7-1. Examples of Decimation and Sample Rates<sup>(1)</sup>**

	Input Sample Rate (MSPS)	Zeros Added	rxclk(MHz) and Zero Pad Output Rate (MSPS)	CIC Decimation	CIC Output Rate (MSPS)	CFIR Decimation	CFIR Output Rate (MSPS)	PFIR Decimation	PFIR Output Rate (MSPS)	Output Decimation
UMTS	76.80	1	153.6	10	15.36	2	7.68	1	7.68	1
UMTS	61.44	1	122.88	8	15.36	2	7.68	1	7.68	1
CDMA	78.6432	0	78.6432	16	4.9152	2	2.4576	1	2.4576	1
CDMA	78.6432	1	157.2864	32	4.9152	2	2.4576	1	2.4576	1
CDMA	61.44	1	122.88	25	4.9152	2	2.4576	1	2.4576	1
TD-SCDMA	81.92	0	81.92	16	5.12	2	2.56	1	2.56	2
TD-SCDMA	76.80	0	76.80	15	5.12	2	2.56	1	2.56	2
TD-SCDMA	76.80	1	153.6	30	5.12	2	2.56	1	2.56	2
TD-SCDMA	61.44	1	122.88	24	5.12	2	2.56	1	2.56	2

(1) The DDC output interfaces, both serial and parallel formats, can be programmed to decimate by 2. For the TD-SCDMA examples listed above, the DDC output rate is 1.28MSPs (1x chip rate).

**7.2.5 DDC Channel Delay Adjust and Zero Insertion**



B0122-01

**Figure 7-22. DDC Delay and Zero Insertion Block**

The Receive Channel Delay Adjust function is used to add programmable delays in the channel downconvert path. Adjusting channel delay can be used to compensate for analog elements external to the AFE8406 digital downconversion such as cables, splitters, analog downconverters, filters, etc.


The Delay Memory block consists of an 8 register memory and a state machine. The state machine uses a counter to control the write (input) pointer, and the programmed read offset register data to create a read (output) pointer. Programming larger read offset register values increases the effective delay at a resolution equal to the input sample rate.

The Zero Pad block is used in conjunction with the Delay Memory for delay adjustments. For example, with input rates of rxclk/8, the Zero Pad block interpolates the input data to rxclk by inserting 7 zeros. The Zero Pad's sync insert offset 3-bit control specifies when the zeros are inserted relative to the Sync signal. This permits a fine adjustment at the rxclk resolution.

The read offset register, *tadj\_offset\_course\_a/b*, and the insert offset register, *tadj\_offset\_fine\_a/b*, are double buffered. Writes to these registers may occur anytime, but the actual values used by the circuit will not be updated until a register sync.

PROGRAMMING	
VARIABLE	DESCRIPTION
<i>tadj_offset_coarse_a(2:0)</i>	Read offset into the 8 element memory for the UMTS or CDMA mode A channel DDC.
<i>tadj_offset_coarse_b(2:0)</i>	Read offset into the 8 element memory for the CDMA mode B channel DDC when in CDMA mode.
<i>tadj_offset_fine_a(2:0)</i>	Controls the zero pad (or stuff) insert offset (fine adjust) for the UMTS or CDMA mode A channel of the DDC.
<i>tadj_offset_fine_b(2:0)</i>	Controls the zero pad (or stuff) insert offset (fine adjust) for the CDMA mode B channel of the DDC when in CDMA mode.
<i>tadj_interp(2:0)</i>	The interpolation value (1, 2, 4, or 8). Same used for both the A and B channels when in CDMA mode. Selects the number of zeros to be inserted.
<i>ssel_tadj_fine(2:0)</i>	Selects the sync source for the fine time adjust zero stuff moment. Same for A and B channels when in CDMA mode.
<i>ssel_tadj_reg(2:0)</i>	Selects the sync source used to update the double buffer course and fine delay selection registers. Same for A and B channels when in CDMA mode.

### 7.2.6 DDC CIC Filter



B0123-01

Figure 7-23. DDC CIC Filter Block Diagram

The CIC filter provides the first stage of filtering and large-value decimation. The filter consists of six stages and decimates over a range from 4 to 32.

I data and Q data are handled separately with two CIC filters. In addition, when in CDMA mode (two CDMA channels processed within a single DDC), another pair of CIC filters handles the B-side channel.

The filter response is  $6x(\text{Sin}(x)/x)$  in character where the key attribute is that the resulting response nulls reject signal aliases from decimation. A consequence of this desirable behavior is that only a small portion of the passband can be used, less than 25% generally. This means that the CIC decimation value should be chosen so that the signal exiting the CIC filter is oversampled by at least a factor of four.

The filter is equivalent to 6 stages of a FIR filter with uniform coefficients (6 combined boxcar filter stages). Each filter would be of length N if  $m=1$ , or  $2N$  if  $m=2$ .

The filter is made up of six banks of 54-bit accumulator sections followed by six banks of 24-bit subtractor sections. Each of the subtractor sections can be independently programmed with a differential delay of either one or two. A shift block follows the last integration stage and can shift the 54-bit accumulated data down by  $36\text{-rcic\_shift}$  (a programmable factor from 0 to 31 bits).

The CIC filter exhibits a droop across its frequency response. The following CFIR filter compensates for the CIC droop with a gradually rising frequency response. It is also possible to compensate for CIC droop in the PFIR filter.

The gain of the receive CIC filter is:

$$N_{\text{cic}}^6 \times 2^{(\text{number of stages where } M=2)} \times 2^{(-36+\text{RCIC\_SHIFT})}$$

where RCIC\_SHIFT is 0 to 31.


There is no rollover protection internal to the CIC or at the final round so the user must guarantee no sample exceeds full scale prior to rounding. For practical purposes this means the CIC gain can only compensate for peak gain less than one or must be less than or equal to one. A fixed gain of +12 dB at the output of the CIC can also be programmed.

PROGRAMMING	
VARIABLE	DESCRIPTION
cic_decim(4:0)	The CIC decimation ratio (4 to 32). The ratio is $\text{cic\_decim} + 1$ . This ratio applies to both A and B channels of the DDC block in CDMA mode.
cic_scale_a(4:0)	The shift value for the A channel. A value of 0 is no shift, each increment in value increases the amplitude of the shifter output by a factor of 2.
cic_scale_b(4:0)	The shift value for the B channel. A value of 0 is no shift, each increment in value increases the amplitude of the shifter output by a factor of 2.
cic_gain_ddc	When asserted, adds a gain of 12 dB at the CIC output.
cic_m2_ena_a(5:0)	Sets the differential delay value M for each of the CIC subtractor stages for the UMTS or CDMA mode A channel.
cic_m2_ena_b (5:0)	Sets the differential delay value M for each of the CIC subtractor stages for the CDMA mode B channel.
cic_bypass	Bypasses the CIC filter when set, for factory use only.
ssel_cic(2:0)	Sets syncing (1 of 8 sources) for the CIC decimation moment.

### 7.2.7 DDC Compensating FIR Filter (CFIR)

The receive compensating FIR filter (CFIR) decimates the output of the CIC filter by a fixed factor of two. Filter coefficient size, input data size, and output data size are 18 bits. The CFIR length can be programmed. This permits “turning off” taps and saving power if shorter filters are appropriate (the CFIR power dissipation is proportional to its length).

The filter is organized in two partial filter blocks, each containing a data RAM, a coefficient RAM and a dual multiplier, a common state machine and output accumulator.



B0124-01

Figure 7-24. DDC CFIR Block Diagram

The maximum CFIR filter length is a function of AFE8406 rxclk clock rate, output sample rate and the number of coefficient memory registers. The maximum number of taps is 64 and the minimum number is 14. Lengths between these limits can be specified in increments of 2.

Subject to the above minimum and maximum values, in the general case, the number of taps available is:

UMTS Mode:  $2 \times (\text{rxclk} \div \text{output sample rate})$

CDMA Mode if cic\_decim is even (decimating by an odd number):  $2 \times (\text{cic\_decim})$

CDMA Mode if cic\_decim is odd (decimating by an even number):  $2 \times (\text{cic\_decim} + 1)$

Example CFIR filter lengths available based on mode and rxclk frequency:

Mode	rxclk (MHz)	CIC DECIMATION	cic_decim	CFIR MAX LENGTH	CFIR MIN LENGTH	COMMENTS
UMTS	153.60	10	9	40	14	UMTS
UMTS	122.88	8	7	32	14	UMTS
CDMA	157.2864	32	31	64	14	CDMA2000
CDMA	122.88	25	24	48	14	CDMA2000
CDMA	78.6432	16	15	32	14	CDMA2000 low power configuration
CDMA	153.60	30	29	60	14	TD-SCDMA
CDMA	81.92	16	15	32	14	TD-SCDMA
CDMA	76.80	15	14	28	14	TD-SCDMA low power configuration

A single set of programmed tap values are used for both the A-side and B-side DDC channels (two CDMA channels) within a single DDC block when in CDMA mode.

After the CFIR filter performs the convolution, gain is applied at full precision, the signal is rounded, and then hard limited. A shifter at the output of the filter then scales the data by either 2e-19 or 2e-18. The gain through the filter is therefore:

$$\text{Sum(CFIR coefficients)} \times 2^{-(18 \text{ or } 19)}$$

Coefficients are organized in two groups of 32 words, each 18 bits wide. For fully utilized filters, the 64 coefficients are loaded 0 through 31 into the first RAM, and 32 through 63 into the second RAM. The 16-bit MSBs and 2-bit LSBs are written into the RAMs using different page register values. Shorter filters require the coefficients be loaded into the 2 rams equally, starting from address 0.

For example, a CFIR coefficient set for a symmetric 58 tap TD-SCDMA CFIR is:

Taps	Coefficient	Taps	Coefficient
0 = 57	-13	15 = 42	-4975
1 = 56	-20	16 = 41	-4649
2 = 55	14	17 = 40	-232
3 = 54	101	18 = 39	6581
4 = 53	184	19 = 38	11266
5 = 52	133	20 = 37	8917
6 = 51	-147	21 = 36	-1957
7 = 50	-562	22 = 35	-16736
8 = 49	-768	23 = 34	-25469
9 = 48	-364	24 = 33	-17599
10 = 47	719	25 = 32	11560
11 = 46	1905	26 = 31	56455
12 = 45	2126	27 = 30	102215
13 = 44	567	28 = 29	131071
14 = 43	-2416		

The first 29 coefficients are loaded into addresses 0 through 28 in the first coefficient RAM, and the remaining 29 are loaded into addresses 0 through 28 in the second coefficient RAM. Loading the 18-bit coefficients requires 2 writes per coefficient, one for the upper 16 bits and another for the lower 2 bits.

To program this coefficient set for the DDC2 CFIR, the following control microprocessor interface sequence would be used.

Step	Address a[5:0]	Data d[15:0]	Description
1	0x21	0x0480	Page register for DDC2 CFIR Coefficient RAM 0-31, LSBs.
2	0x00	0x0003	2 lower bits of coefficient 0
3	0x01	0x0000	2 lower bits of coefficient 1
4	0x02	0x0002	2 lower bits of coefficient 2
5	0x03	0x0001	2 lower bits of coefficient 3
6	0x04	0x0000	2 lower bits of coefficient 4
7	0x05	0x0001	2 lower bits of coefficient 5
8	0x06	0x0001	2 lower bits of coefficient 6
9	0x07	0x0002	2 lower bits of coefficient 7
10	0x08	0x0000	2 lower bits of coefficient 8
11	0x09	0x0000	2 lower bits of coefficient 9

Step	Address a[5:0]	Data d[15:0]	Description
12	0x0A	0x0003	2 lower bits of coefficient 10
13	0x0B	0x0001	2 lower bits of coefficient 11
14	0x0C	0x0002	2 lower bits of coefficient 12
15	0x0D	0x0003	2 lower bits of coefficient 13
16	0x0E	0x0000	2 lower bits of coefficient 14
17	0x0F	0x0001	2 lower bits of coefficient 15
18	0x10	0x0003	2 lower bits of coefficient 16
19	0x11	0x0000	2 lower bits of coefficient 17
20	0x12	0x0001	2 lower bits of coefficient 18
21	0x13	0x0002	2 lower bits of coefficient 19
22	0x14	0x0001	2 lower bits of coefficient 20
23	0x15	0x0003	2 lower bits of coefficient 21
24	0x16	0x0000	2 lower bits of coefficient 22
25	0x17	0x0003	2 lower bits of coefficient 23
26	0x18	0x0001	2 lower bits of coefficient 24
27	0x19	0x0000	2 lower bits of coefficient 25
28	0x1A	0x0003	2 lower bits of coefficient 26
29	0x1B	0x0003	2 lower bits of coefficient 27
30	0x1C	0x0003	2 lower bits of coefficient 28
31	0x1D	0x0000	2 lower bits of unused coefficient RAM location
32	0x1E	0x0000	2 lower bits of unused coefficient RAM location
33	0x1F	0x0000	2 lower bits of unused coefficient RAM location
34	0x21	0x04A0	<i>Page register for DDC2 CFIR Coefficient RAM 32-63, LSBs.</i>
35	0x00	0x0003	2 lower bits of coefficient 29
36	0x01	0x0003	2 lower bits of coefficient 30
37	0x02	0x0003	2 lower bits of coefficient 31
38	0x03	0x0000	2 lower bits of coefficient 32
39	0x04	0x0001	2 lower bits of coefficient 33
40	0x05	0x0003	2 lower bits of coefficient 34
41	0x06	0x0000	2 lower bits of coefficient 35
42	0x07	0x0003	2 lower bits of coefficient 36
43	0x08	0x0001	2 lower bits of coefficient 37
44	0x09	0x0002	2 lower bits of coefficient 38
45	0x0A	0x0001	2 lower bits of coefficient 39
46	0x0B	0x0000	2 lower bits of coefficient 40
47	0x0C	0x0003	2 lower bits of coefficient 41
48	0x0D	0x0001	2 lower bits of coefficient 42
49	0x0E	0x0000	2 lower bits of coefficient 43
50	0x0F	0x0003	2 lower bits of coefficient 44
51	0x10	0x0002	2 lower bits of coefficient 45
52	0x11	0x0001	2 lower bits of coefficient 46
53	0x12	0x0003	2 lower bits of coefficient 47
54	0x13	0x0000	2 lower bits of coefficient 48
55	0x14	0x0000	2 lower bits of coefficient 49
56	0x15	0x0002	2 lower bits of coefficient 50
57	0x16	0x0001	2 lower bits of coefficient 51
58	0x17	0x0001	2 lower bits of coefficient 52
59	0x18	0x0000	2 lower bits of coefficient 53

Step	Address a[5:0]	Data d[15:0]	Description
60	0x19	0x0001	2 lower bits of coefficient 54
61	0x1A	0x0002	2 lower bits of coefficient 55
62	0x1B	0x0000	2 lower bits of coefficient 56
63	0x1C	0x0003	2 lower bits of coefficient 57
64	0x1D	0x0000	2 lower bits of unused coefficient RAM location
65	0x1E	0x0000	2 lower bits of unused coefficient RAM location
66	0x1F	0x0000	2 lower bits of unused coefficient RAM location
67	0x21	0x04C0	<i>Page register for DDC2 CFIR Coefficient RAM 0-31, MSBs.</i>
68	0x00	0xFFFFC	Upper 16 bits of coefficient 0
69	0x01	0xFFFFB	Upper 16 bits of coefficient 1
70	0x02	0x0003	Upper 16 bits of coefficient 2
71	0x03	0x0019	Upper 16 bits of coefficient 3
72	0x04	0x002E	Upper 16 bits of coefficient 4
73	0x05	0x0021	Upper 16 bits of coefficient 5
74	0x06	0xFFDB	Upper 16 bits of coefficient 6
75	0x07	0xFF73	Upper 16 bits of coefficient 7
76	0x08	0xFF40	Upper 16 bits of coefficient 8
77	0x09	0xFFA5	Upper 16 bits of coefficient 9
78	0x0A	0x00B3	Upper 16 bits of coefficient 10
79	0x0B	0x01DC	Upper 16 bits of coefficient 11
80	0x0C	0x0213	Upper 16 bits of coefficient 12
81	0x0D	0x008D	Upper 16 bits of coefficient 13
82	0x0E	0xFDA4	Upper 16 bits of coefficient 14
83	0x0F	0xFB24	Upper 16 bits of coefficient 15
84	0x10	0xFB75	Upper 16 bits of coefficient 16
85	0x11	0xFFC6	Upper 16 bits of coefficient 17
86	0x12	0x066D	Upper 16 bits of coefficient 18
87	0x13	0x0B00	Upper 16 bits of coefficient 19
88	0x14	0x08B5	Upper 16 bits of coefficient 20
89	0x15	0xFE16	Upper 16 bits of coefficient 21
90	0x16	0xEFA8	Upper 16 bits of coefficient 22
91	0x17	0xE720	Upper 16 bits of coefficient 23
92	0x18	0xEED0	Upper 16 bits of coefficient 24
93	0x19	0x0B4A	Upper 16 bits of coefficient 25
94	0x1A	0x3721	Upper 16 bits of coefficient 26
95	0x1B	0x63D1	Upper 16 bits of coefficient 27
96	0x1C	0x7FFF	Upper 16 bits of coefficient 28
97	0x1D	0x0000	Upper 16 bits of unused coefficient RAM location
98	0x1E	0x0000	Upper 16 bits of unused coefficient RAM location
99	0x1F	0x0000	Upper 16 bits of unused coefficient RAM location
100	0x21	0x04E0	<i>Page register for DDC2 CFIR Coefficient RAM 32-63, MSBs.</i>
101	0x00	0x7FFF	Upper 16 bits of coefficient 29
102	0x01	0x63D1	Upper 16 bits of coefficient 30
103	0x02	0x3721	Upper 16 bits of coefficient 31
104	0x03	0x0B4A	Upper 16 bits of coefficient 32
105	0x04	0xEED0	Upper 16 bits of coefficient 33
106	0x05	0xE720	Upper 16 bits of coefficient 34
107	0x06	0xEFA8	Upper 16 bits of coefficient 35




Step	Address a[5:0]	Data d[15:0]	Description
108	0x07	0xFE16	Upper 16 bits of coefficient 36
109	0x08	0x08B5	Upper 16 bits of coefficient 37
110	0x09	0x0B00	Upper 16 bits of coefficient 38
111	0x0A	0x066D	Upper 16 bits of coefficient 39
112	0x0B	0xFFC6	Upper 16 bits of coefficient 40
113	0x0C	0xFB75	Upper 16 bits of coefficient 41
114	0x0D	0xFB24	Upper 16 bits of coefficient 42
115	0x0E	0xFDA4	Upper 16 bits of coefficient 43
116	0x0F	0x008D	Upper 16 bits of coefficient 44
117	0x10	0x0213	Upper 16 bits of coefficient 45
118	0x11	0x01DC	Upper 16 bits of coefficient 46
119	0x12	0x00B3	Upper 16 bits of coefficient 47
120	0x13	0xFFA5	Upper 16 bits of coefficient 48
121	0x14	0xFF40	Upper 16 bits of coefficient 49
122	0x15	0xFF73	Upper 16 bits of coefficient 50
123	0x16	0xFFDB	Upper 16 bits of coefficient 51
124	0x17	0x0021	Upper 16 bits of coefficient 52
125	0x18	0x002E	Upper 16 bits of coefficient 53
126	0x19	0x0019	Upper 16 bits of coefficient 54
127	0x1A	0x0003	Upper 16 bits of coefficient 55
128	0x1B	0xFFFFB	Upper 16 bits of coefficient 56
129	0x1C	0xFFFFC	Upper 16 bits of coefficient 57
130	0x1D	0x0000	Upper 16 bits of unused coefficient RAM location
131	0x1E	0x0000	Upper 16 bits of unused coefficient RAM location
132	0x1F	0x0000	Upper 16 bits of unused coefficient RAM location
133	0x21	0x0500	Page register for DDC2 control registers 0-31
134	0x00	0x8EE0	DDC2 FIR_MODE register; cdma_mode enabled, 60 tap PFIR, 58 tap CFIR
135	0x01	0x2000	DDC2 PFIR gain = $\sum(\text{taps}) \times 2^{-18}$ and CFIR gain = $\sum(\text{taps}) \times 2^{-19}$

PROGRAMMING	
VARIABLE	DESCRIPTION
crastarttap_cfir(4:0)	Number of DDC CFIR filter taps is $2 \times (\text{crastarttap} + 1)$
mpu_ram_read	What set, the PFIR and CFIR coefficient rams are readable via the MPU control interface. <i>The AFE8406 signal path is not operational when this bit is set, it is intended for debug purposes only.</i>
cfir_gain	$0 = 2e^{-19}$ , $1 = 2e^{-18}$
The CFIR filter's 18-bit coefficients are loaded in two 32 word memories.	
<b>Note:</b> CFIR filter coefficients are shared between A and B channels of a DDC block in CDMA mode.	

### 7.2.8 DDC Programmable FIR Filter (PFIR)

The receive programmable FIR filter (PFIR) provides final pulse shaping of the baseband signal data. It does not perform any decimation. Filter coefficient size, input, and output data size is 18 bits. A special strapped mode can be employed for UMTS where two adjacent DDCs ( $2k$  &  $2k+1$ ,  $k=0$  to 3) can be combined to yield a filter with twice the number of coefficients. This means the AFE8406 can support 4 UMTS DDC channels with double-length filter coefficients (up to 128 taps).

The filter is organized in four partial filter blocks, each containing a data RAM, a coefficient RAM and a dual multiplier, a common state machine and output accumulator.



B0125-01

**Figure 7-25. DDC PFIR Block Diagram**

The PFIR length is programmable. This permits turning off taps and saving power if short filters are appropriate. The filter's output data can be shifted over a range of 0 to 7 bits where it is then rounded and hard-limited to 18 bits. The shift range results in a gain that ranges from  $2e^{-19}$  to  $2e^{-12}$ .

The gain of the PFIR block is:  $\text{sum}(\text{coefficients}) \times 2^{-\text{shift}}$ , where shift ranges from 12 to 19.

The maximum PFIR filter length is a function of AFE8406 clock rate and output sample rate and is limited by the number of coefficient memory registers. The maximum number of taps is 64 and the minimum number is 32 (for both CDMA and UMTS). Lengths between these limits can be specified in increments of 4. For strapped UMTS with double length filters, the range of taps available is 64 to 128 in increments of 8.

Subject to the above minimum and maximum values, the number of maximum taps available is:

UMTS Mode:  $4 \times (\text{rxclk} \div \text{output} + \text{sample rate})$

Strapped UMTS Mode:  $8 \times (\text{rxclk} \div \text{output} + \text{sample rate})$

CDMA Mode:  $2 \times (\text{rxclk} \div \text{output} + \text{sample rate})$

PFIR coefficients and gain shift values are shared between both A and B CDMA channels in a DDC block.

Example PFIR filter lengths available based on mode and rxclk frequency:

Mode	rxclk (MHz)	CIC DECIMATION	PFIR MAX LENGTH	PFIR MIN LENGTH	COMMENTS
UMTS	153.60	10	64	32	UMTS, 1 to 6 DDC channels
UMTS	122.88	8	64	32	UMTS, 1 to 6 DDC channels
UMTS	153.60	10	128	64	Strapped UMTS double length PFIR configuration; 1, 2 or 3 DDC channels.
UMTS	122.88	8	128	64	Strapped UMTS double length PFIR configuration; 1, 2 or 3 DDC channels
CDMA	157.2864	32	64	32	CDMA2000
CDMA	122.88	25	64	32	CDMA2000
CDMA	78.6432	16	64	32	CDMA2000 low power configuration
CDMA	153.60	30	64	32	TD-SCDMA
CDMA	81.92	16	64	32	TD-SCDMA
CDMA	76.80	15	60	32	TD-SCDMA low power configuration

Coefficients are organized in four groups of 16 words, each 18 bits wide. For fully utilized filters, the 64 coefficients are loaded 0 through 31 into the first and second RAMs, and 32 through 63 into the third and fourth RAMs. The 16-bit MSBs and 2-bit LSBs are written into the RAMs using different page register values. Shorter filters require the coefficients be loaded into the 4 rams equally, starting from address 0 and address 16.

For example, a CFIR coefficient set for a symmetric 60 tap TD-SCDMA PFIR is:

Taps	Coefficient	Taps	Coefficient
0 = 59	-2	15 = 44	420
1 = 58	1	16 = 43	-331
2 = 57	4	17 = 42	-319
3 = 56	-8	18 = 41	744
4 = 55	-2	19 = 40	-440
5 = 54	21	20 = 39	-1005
6 = 53	-13	21 = 38	2389
7 = 52	-28	22 = 37	514
8 = 51	46	23 = 36	-6182
9 = 50	1	24 = 35	1845
10 = 49	-85	25 = 34	12959
11 = 48	96	26 = 33	-8691
12 = 47	82	27 = 32	-27246
13 = 46	-266	28 = 31	34166
14 = 45	38	29 = 30	131071

The first 15 coefficients are loaded into addresses 0 through 14 in the first coefficient RAM, the second group of 15 are loaded into addresses 16 through 30 corresponding to the second coefficient RAM, the third group of 15 are loaded into the third coefficient ram at addresses 0 through 14, and the fourth group of 15 are loaded into addresses 16 through 30 in the fourth coefficient RAM. Loading the 18-bit coefficients requires 2 writes per coefficient, one for the upper 16 bits and another for the lower 2 bits.

To program this coefficient set for the DDC2 PFIR, the following control microprocessor interface sequence would be used.

Step	Address a[5:0]	Data d[15:0]	Description
1	0x21	0x0400	<i>Page register for DDC2 CFIR Coefficient RAMs 0-15 and 16-31, LSBs.</i>
2	0x00	0x0002	2 lower bits of coefficient 0
3	0x01	0x0001	2 lower bits of coefficient 1
4	0x02	0x0000	2 lower bits of coefficient 2
5	0x03	0x0000	2 lower bits of coefficient 3
6	0x04	0x0002	2 lower bits of coefficient 4
7	0x05	0x0001	2 lower bits of coefficient 5
8	0x06	0x0003	2 lower bits of coefficient 6
9	0x07	0x0000	2 lower bits of coefficient 7
10	0x08	0x0002	2 lower bits of coefficient 8
11	0x09	0x0001	2 lower bits of coefficient 9
12	0x0A	0x0003	2 lower bits of coefficient 10
13	0x0B	0x0000	2 lower bits of coefficient 11
14	0x0C	0x0002	2 lower bits of coefficient 12
15	0x0D	0x0002	2 lower bits of coefficient 13
16	0x0E	0x0002	2 lower bits of coefficient 14
17	0x0F	0x0000	2 lower bits of unused coefficient RAM location
18	0x10	0x0000	2 lower bits of coefficient 15
19	0x11	0x0001	2 lower bits of coefficient 16
20	0x12	0x0001	2 lower bits of coefficient 17
21	0x13	0x0000	2 lower bits of coefficient 18
22	0x14	0x0000	2 lower bits of coefficient 19
23	0x15	0x0003	2 lower bits of coefficient 20
24	0x16	0x0001	2 lower bits of coefficient 21
25	0x17	0x0002	2 lower bits of coefficient 22
26	0x18	0x0002	2 lower bits of coefficient 23
27	0x19	0x0001	2 lower bits of coefficient 24
28	0x1A	0x0003	2 lower bits of coefficient 25
29	0x1B	0x0001	2 lower bits of coefficient 26
30	0x1C	0x0002	2 lower bits of coefficient 27
31	0x1D	0x0002	2 lower bits of coefficient 28
32	0x1E	0x0003	2 lower bits of coefficient 29
33	0x1F	0x0000	2 lower bits of unused coefficient RAM location
34	0x21	0x0420	<i>Page register for DDC2 CFIR Coefficient RAMs 32-47 and 48-63, LSBs.</i>
35	0x00	0x0003	2 lower bits of coefficient 30
36	0x01	0x0002	2 lower bits of coefficient 31
37	0x02	0x0002	2 lower bits of coefficient 32
38	0x03	0x0001	2 lower bits of coefficient 33
39	0x04	0x0003	2 lower bits of coefficient 34
40	0x05	0x0001	2 lower bits of coefficient 35
41	0x06	0x0002	2 lower bits of coefficient 36
42	0x07	0x0002	2 lower bits of coefficient 37
43	0x08	0x0001	2 lower bits of coefficient 38
44	0x09	0x0003	2 lower bits of coefficient 39
45	0x0A	0x0000	2 lower bits of coefficient 40
46	0x0B	0x0000	2 lower bits of coefficient 41
47	0x0C	0x0001	2 lower bits of coefficient 42
48	0x0D	0x0001	2 lower bits of coefficient 43

Step	Address a[5:0]	Data d[15:0]	Description
49	0x0E	0x0000	2 lower bits of coefficient 44
50	0x0F	0x0000	2 lower bits of unused coefficient RAM location
51	0x10	0x0002	2 lower bits of coefficient 45
52	0x11	0x0002	2 lower bits of coefficient 46
53	0x12	0x0002	2 lower bits of coefficient 47
54	0x13	0x0000	2 lower bits of coefficient 48
55	0x14	0x0003	2 lower bits of coefficient 49
56	0x15	0x0001	2 lower bits of coefficient 50
57	0x16	0x0002	2 lower bits of coefficient 51
58	0x17	0x0000	2 lower bits of coefficient 52
59	0x18	0x0003	2 lower bits of coefficient 53
60	0x19	0x0001	2 lower bits of coefficient 54
61	0x1A	0x0002	2 lower bits of coefficient 55
62	0x1B	0x0000	2 lower bits of coefficient 56
63	0x1C	0x0000	2 lower bits of coefficient 57
64	0x1D	0x0001	2 lower bits of coefficient 58
65	0x1E	0x0002	2 lower bits of coefficient 59
66	0x1F	0x0000	2 lower bits of unused coefficient RAM location
67	0x21	0x0440	<i>Page register for DDC2 PFIR Coefficient RAMs 0-15 and 16-31, MSBs.</i>
68	0x00	0xFFFF	Upper 16 bits of coefficient 0
69	0x01	0x0000	Upper 16 bits of coefficient 1
70	0x02	0x0001	Upper 16 bits of coefficient 2
71	0x03	0xFFFFE	Upper 16 bits of coefficient 3
72	0x04	0xFFFF	Upper 16 bits of coefficient 4
73	0x05	0x0005	Upper 16 bits of coefficient 5
74	0x06	0xFFFFC	Upper 16 bits of coefficient 6
75	0x07	0xFFFF9	Upper 16 bits of coefficient 7
76	0x08	0x000B	Upper 16 bits of coefficient 8
77	0x09	0x0000	Upper 16 bits of coefficient 9
78	0x0A	0xFFEA	Upper 16 bits of coefficient 10
79	0x0B	0x0018	Upper 16 bits of coefficient 11
80	0x0C	0x0014	Upper 16 bits of coefficient 12
81	0x0D	0xFFBD	Upper 16 bits of coefficient 13
82	0x0E	0x0009	Upper 16 bits of coefficient 14
83	0x0F	0x0000	Upper 16 bits of unused coefficient RAM location
84	0x10	0x0069	Upper 16 bits of coefficient 15
85	0x11	0xFFAD	Upper 16 bits of coefficient 16
86	0x12	0x0FFB0	Upper 16 bits of coefficient 17
87	0x13	0x0B0A	Upper 16 bits of coefficient 18
88	0x14	0xFF92	Upper 16 bits of coefficient 19
89	0x15	0xFF04	Upper 16 bits of coefficient 20
90	0x16	0x0255	Upper 16 bits of coefficient 21
91	0x17	0x0080	Upper 16 bits of coefficient 22
92	0x18	0xF9F6	Upper 16 bits of coefficient 23
93	0x19	0x01CD	Upper 16 bits of coefficient 24
94	0x1A	0x0CA7	Upper 16 bits of coefficient 25
95	0x1B	0xF783	Upper 16 bits of coefficient 26
96	0x1C	0xE564	Upper 16 bits of coefficient 27


# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER

Step	Address a[5:0]	Data d[15:0]	Description
97	0x1D	0x215D	Upper 16 bits of coefficient 28
98	0x1E	0x7FFF	Upper 16 bits of coefficient 29
99	0x1F	0x0000	Upper 16 bits of unused coefficient RAM location
100	0x21	0x0460	<i>Page register for DDC2 PFIR Coefficient RAMS 32-47 AND 48-63, MSBs.</i>
101	0x00	0x7FFF	Upper 16 bits of coefficient 30
102	0x01	0x215D	Upper 16 bits of coefficient 31
103	0x02	0xE564	Upper 16 bits of coefficient 32
104	0x03	0xF783	Upper 16 bits of coefficient 33
105	0x04	0x0CA7	Upper 16 bits of coefficient 34
106	0x05	0x01CD	Upper 16 bits of coefficient 35
107	0x06	0xF9F6	Upper 16 bits of coefficient 36
108	0x07	0x0080	Upper 16 bits of coefficient 37
109	0x08	0x0255	Upper 16 bits of coefficient 38
110	0x09	0xFF04	Upper 16 bits of coefficient 39
111	0x0A	0xFF92	Upper 16 bits of coefficient 40
112	0x0B	0x00BA	Upper 16 bits of coefficient 41
113	0x0C	0xFFB0	Upper 16 bits of coefficient 42
114	0x0D	0xFFAD	Upper 16 bits of coefficient 43
115	0x0E	0x0069	Upper 16 bits of coefficient 44
116	0x0F	0x008D	Upper 16 bits of unused coefficient RAM location
117	0x10	0x0009	Upper 16 bits of coefficient 45
118	0x11	0xFFBD	Upper 16 bits of coefficient 46
119	0x12	0x0014	Upper 16 bits of coefficient 47
120	0x13	0x0018	Upper 16 bits of coefficient 48
121	0x14	0xFFEA	Upper 16 bits of coefficient 49
122	0x15	0x0000	Upper 16 bits of coefficient 50
123	0x16	0x000B	Upper 16 bits of coefficient 51
124	0x17	0xFFF9	Upper 16 bits of coefficient 52
125	0x18	0xFFFC	Upper 16 bits of coefficient 53
126	0x19	0x0005	Upper 16 bits of coefficient 54
127	0x1A	0xFFFF	Upper 16 bits of coefficient 55
128	0x1B	0xFFFE	Upper 16 bits of coefficient 56
129	0x1C	0x0001	Upper 16 bits of coefficient 57
130	0x1D	0x0000	Upper 16 bits of coefficient 58
131	0x1E	0xFFFF	Upper 16 bits of coefficient 59
132	0x1F	0x0000	Upper 16 bits of unused coefficient RAM location
133	0x21	0x0500	<i>Page register for DDC2 control registers 0-31</i>
134	0x00	0x8EE0	DDC2 FIR_MODE register; cdma_mode enabled, 60 tap PFIR, 58 tap CFIR
135	0x01	0x2000	DDC2 PFIR gain = $\sum(\text{taps}) \times 2^{-18}$ and CFIR gain = $\sum(\text{taps}) \times 2^{-19}$


PROGRAMMING	
VARIABLE	DESCRIPTION
crastarttap_pfir(4:0)	Number of DDC PFIR filter taps is $4 \times (\text{crastarttap} + 1)$ For double length PFIR the number of taps is $8 \times (\text{crastarttap} + 1)$
cdma_mode	When set, puts the CFIR & PFIR blocks in CDMA mode.
mpu_ram_read	When set, the PFIR and CFIR coefficient rams are readable via the MPU control interface. <i>The AFE8406 signal path is not operational when this bit is set, it is intended for debug purposes only.</i>
pfir_gain(2:0)	Sets the gain of the PFIR filter. The range is from $2e^{-19}$ to $2e^{-12}$ , "000" = $2e^{-19}$ and "111" = $2e^{-12}$
double_tap(1:0)	When set, puts two adjacent DDC ( $2k$ and $2k+1$ , $k=0$ to $2$ ) in double length (from 64 to 128 tap) UMTS mode. Set to "00" for normal mode.  In double tap mode, data out of the last PFIR ram in the main DDC (DDC0, DDC2, DDC4 or DDC6) is sent to the adjacent secondary DDC (DDC1, DDC3, DDC5 or DDC7) PFIR as input thus forming a 128-tap delay line. Data received from the adjacent PFIR summers is added into the Main DDC's PFIR sum to form the final output.  When using double tap mode, set double_tap to "10" for the main DDC, and to "01" for the secondary DDC.  When in double tap mode, the first half of the coefficients should be loaded into the main DDC (DDC0, DDC2, DDC4 or DDC6), the remaining coefficients are loaded into the secondary DDC (DDC1, DDC3, DDC5 or DDC7).  In double tap mode, the main DDC must be turned on ( $\text{ddc\_ena}=1$ ), and the secondary DDC must be turned <b>off</b> ( $\text{ddc\_ena}=0$ ).
The PFIR filter's 18-bit coefficients are loaded in four 16-word memories.	
<b>Note:</b> PFIR filter coefficients are shared between A and B channels of a DDC block when in CDMA mode.	

### 7.2.9 DDC RMS Power Meter



B0108-02

Figure 7-26. DDC RMS Power Meter Block Diagram



T0116-01

**Figure 7-27. DDC RMS Power Meter Timing**

Each DDC channel includes an RMS power meter which is used to measure the total power within the channel pass band.

The power meter samples the I and Q data stream after the PFIR filter. Both 18-bit I and Q data are squared, summed, and then integrated over a period determined by a programmable counter. The integration time is a 16-bit word which is programmed into the 18-bit counter.

There is a programmable 18-bit interval timer which sets the interval over which power measurements are made. The timer counts in increments of 1024 samples. This allows the user to select intervals from 1 × 1024 samples up to 256 × 1024 samples. For UMTS systems with sample rate rate at 7.68 MHz, the power meter interval range is from 133 μs to 34.1 ms. For a CDMA system with the sample rate at 2.4576 MHz, the power meter interval range is 417 μs to 107 ms.

The power measurement process starts with a sync event. The integration will start at sync event +3 chips + sync\_delay. The 8-bit delay register permits delays from 1 to 256 samples after sync. The integration will continue until the integration count is met. At that point, the result in the 55-bit accumulator is transferred to the read holding register and an interrupt is generated indicating the power value is ready to read. The interval counter continues until the programmed interval count is reached. When reached, the integration counter and the interval counter start over again. Each time the integration count is reached, the 55 result bits are again transferred to the read register overwriting the previous value and an interrupt is generated signifying the data is ready to be read. Failure to read the data timely will result in overwriting the previous interval measurement.

Sync starts the process. Whenever a sync is received, all the counters are reset to zero no matter what the status.

For UMTS, I and Q are calculated and the integrated power is read. When in CDMA mode the power is calculated for both the A ( Signal ) path and the B ( Diversity) signal. As a result, there are two 55-bit words representing the Signal and Diversity when in CDMA mode.

The power read is:


$$\text{power} = [ (I^2 + Q^2) \times (N \times 4 + 1) ] \text{ where } N \text{ is the integration count.}$$

PROGRAMMING	
VARIABLE	DESCRIPTION
pmeter_result_a(54:0)	55-bit UMTS or CDMA mode A channel power measurement result.
pmeter_result_b(54:0)	55-bit CDMA mode B channel power measurement result.
pmeter_sqr_sum_ddc(15:0)	Integration (square and sum) count in increments of four samples.
pmeter_sync_delay_ddc(7:0)	Sync delay count in samples.
pmeter_interval_ddc(7:0)	The measurement interval in increments of 2048 samples. This value must be greater than SQR_SUM.
ssel_pmeter(2:0)	Sync source selection.



PROGRAMMING	
VARIABLE	DESCRIPTION
pmeter_sync_disable	Turns off the sync to the channel power meter. This can be used to individually turn off syncs to a channels power meter while still having syncs to other power meters on the chip.

### 7.2.10 DDC AGC



B0126-01

Figure 7-28. DDC AGC Block Diagram

The AFE8406 automatic gain control circuit is shown above. The basic operation of the circuit is to multiply the 18-bit input data from the PFIR by a 24-bit gain word that represents a gain or attenuation in the range of 0 to 4096. The gain format is mixed integer and fraction. The 12-bit integer allows the gain to be boosted by up to factor of 4096 (72 dB). The 12-bit fractional part allows the gain to be adjusted up or down in steps of one part in 4096, or approximately 0.002 dB. If the integer portion is zero, then the circuit attenuates the signal. The gain adjusted output data is saturated to full scale and then rounded to between 4 and 18 bits in steps of one bit.

The AGC portion of the circuit is used to automatically adjust the gain so that the *median* magnitude of the output data matches a target value, which is performed by comparing the magnitude of the output data with a target threshold. If the magnitude is greater than the threshold, then the gain is decreased, otherwise it is increased. The gain is adjusted as:  $G(t) = G + A(t)$ , where  $G$  is the default, user supplied gain value, and  $A(t)$  is the time varying adjustment.  $A(t)$  is updated as  $A(t) = A(t) + G(t) \times S \times 2^{-D}$ , where  $S=1$  if the magnitude is less than the threshold and is  $-1$  if the magnitude exceeds the threshold, and where  $D$  sets the adjustment step size. Note that the adjustment is a fraction of the current gain. This is designed to set the AGC noise level to a known and acceptable level while keeping the AGC convergence and tracking rate constant, independent of the gain level. The AGC noise will be equal to  $2^{-D}$  and the AGC attack and decay rate will be exponential, with a time constant equal to  $2^{-D}$ . Hence, the AGC will increase or decrease by 0.63 times  $G(t)$  in  $2^D$  updates.

If one assumes the data is random with a Gaussian distribution, which is valid for UMTS if more than 12 users with different codes have been overlaid, then the relationship between the RMS level and the median is  $MEDIAN = 0.6745 \times RMS$ , hence the threshold should be set to 0.6745 times the desired RMS level.

The gain step size can be set using four different values of  $D$ , each of which is a 4-bit integer.  $D$  can range from 3 to 18. The user can specify values of  $D$  for different situations, i.e., when the signal magnitude is below the user-specified threshold ( $D_{blw}$ ), is above the threshold ( $D_{abv}$ ), is consistently equal to zero ( $D_{zro}$ ) or is consistently equal to maximum ( $D_{sat}$ ). It is important to note that  $D$  represents a gain step size. Smaller values of  $D$  represent larger gain steps. The definition of *equal to zero* is any number when masked by `zero_mask` is considered to be zero. This permits consistently very small amplitude signals to have their gain increased rapidly.


Separate programmable  $D$  values allow the user to set different attack and decay time constants, and to set shorter time constants for when the signal falls too low (equal to zero), or is too high (saturates). The magnitude is considered to be consistently equal to zero by using a 4-bit counter that counts up every time the 8-bit magnitude value is zero, and counts down otherwise. If the counter's value exceeds a user specified threshold, then  $D_{abv}$  is used. Similarly the magnitude is considered too high by using a counter that counts up when the magnitude is maximum, and counts down otherwise. If this counter exceeds another user specified threshold, then  $D_{sat}$  is used.

As an example, if the AGC's current gain at a particular moment in time is 5.123, and the magnitude of the signal is greater than zero, but less than the user-programmed threshold. Step size  $D_{blw}$  will be used to modify the gain for the next sample. This represents the AGC attack profile. If  $D_{blw}$  is set to a value of 5, then the gain for the next sample will be  $5.123 + 5.123 \times 2^{-5} = 5.123 + 0.160 = 5.283$ . If the signal's magnitude is still less than the user-programmed threshold, then the gain for the next sample will be  $5.283 + 5.283 \times 2^{-5} = 5.283 + 0.165 = 5.448$ . This continues until the signal's magnitude exceeds the user-programmed threshold. When the magnitude exceeds threshold (but is not saturated), then step size  $D_{abv}$  is automatically employed as a size rather than  $D_{blw}$ .

The AGC converges linearly in dB with a step size of  $40\log(1+2^{-D})$  when the error is greater than 12 dB (i.e. the gain is off by 12 dB or more). Within 6 dB the behavior is approximately a exponential decay with a time constant of  $2^{(D-0.5)}$  samples.

The suggested value of  $D$  is 5 or 6 when the error is greater than 12dB (i.e., in the fast range detected by consistently zero or saturated data). This gives a step size of 0.5 or 0.25 dB per sample.

The suggested value when the gain is off by less than 12 dB is  $D=10$ , giving a exponential time constant for delay of around 724 samples (63% decay every 724 samples).



**Figure 7-29. AGC Gain Error Over Time vs. D**

The AGC noise once the AGC has converged is a random error of amplitude  $2^{-D}$  relative to the RMS signal level. This means that the error level is  $-6xD$  dB below the signal RMS level. At  $D=10$  ( $-60$  dB) the error is negligible. The plot above shows the AGC response for values of  $D$  ranging from 3 to 18. *Error dB* represents the distance the signal level is from the desired target threshold.

The AGC is also subject to user specified upper and lower adjustment limits. The AGC stops incrementing the gain if the adjustment exceeds  $A_{max}$ . It stops decrementing the gain if the adjustment is less than  $A_{min}$ .

The input data is received with a valid flag that is high when a valid sample is received. For complex data the I and Q samples are on the same data input line and are not treated independently. An adjustment is made for the magnitude of the I sample, and then another adjustment is made for the Q sample.

The AGC operates on UMTS and CDMA data. When in UMTS mode the I and Q data are each used to produce the AGC level. There is no separate I path gain and Q path gain. When in CDMA mode there are separate gain levels for the Signal and Diversity I and Q data. The I and Q for A (or the Signal) pair is calculated and then the I' and Q' for the B (or Diversity) pair is calculated.

There is a freeze mode for holding the accumulator at its current level. This will put the AGC in a hold mode using the user-programmed gain along with the current gain\_adjust value. To only use the user programmed gain value as the gain, set the freeze bit and then clear the accumulator. When using the freeze bit, the full 25-bit output is sent out of the AGC block to support transferring up to 25 bits when the AGC is disabled.

For TDD applications, freeze mode can be controlled using a sync source. This allows rxsync\_a/b/c/d to be assigned as a AGC hold signal to keep the AGC from responding during the transmit interval and run during the receive interval. The freeze register bit is logically ORed with the freeze sync source.

The current AGC gain and state can also be optionally output with the DDCs I and Q output data by setting the gain\_mon variable. When in this mode, the top 14 bits of the current AGC gain word are appended to the 8-bit AGC-modified I and Q output data.

Output	Bits(17:10)	Bits(9:4)	Bits(3:2)	Bits(1:0)
I	I output data	Gain(23:16)		"00"
Q	Q output data	Gain(15:10)	AGC State(1:0)	"00"

PROGRAMMING	
VARIABLE	DESCRIPTION
agc_dblw(3:0)	<b>Below</b> threshold gain. Sets the value of gain step size Dblw (data $\times$ current gain below threshold). Ranges from 3 to 18, and maps to a 4-bit field. For example: 3 = "0000", 4= "0001", ... 18= "1111"
agc_dabv(3:0)	<b>Above</b> threshold gain. Sets the value of gain step size Dabv (data $\times$ current gain above threshold). Ranges from 3 to 18, and maps to a 4-bit field. For example: 3 = "0000", 4= "0001", ... 18= "1111"
agc_dzro(3:0)	<b>Zero</b> signal gain. Sets the value of gain step size Dzro (data $\times$ current gain consistently zero). Ranges from 3 to 18, and maps to a 4-bit field. For example: 3 = "0000", 4= "0001", ... 18= "1111"
agc_dsat (3:0)	<b>Saturated</b> signal gain. Sets the value of gain step size Dsat (data $\times$ current gain consistently saturated). Ranges from 3 to 18, and maps to a 4-bit field. For example: 3 = "0000", 4= "0001", ... 18= "1111"
agc_zero_msk(3:0)	Masks the lower 4 bits of signal data so as to be considered zeros.
agc_md(3:0)	AGC rounding. 0000= 18 bits out, 1111= 3 bits out.
agc_thresh(7:0)	AGC threshold. Compared with magnitude of 8 bits of input $\times$ gain.
agc_rnd_disable	AGC rounding is disabled when this bit is set.
agc_freeze	The AGC gain adjustment updates are disable when set.
agc_clear	The AGC gain adjustment accumulator is cleared when set
agc_gaina(23:0)	24-bit gain word for DDC A
agc_gainb(23:0)	24-bit gain word for DDC B (in CDMA mode)
agc_zero_cnt(3:0)	When the AGC output (input $\times$ gain) is zero value this number of times, the soft value is changed to agc_dzero.


PROGRAMMING	
VARIABLE	DESCRIPTION
agc_max_cnt(3:0)	When the AGC output (input × gain) is zero value this number of times, the shift value is changed to agc_dsat.
agc_amax(15:0)	The maximum value that gain can be adjusted up to. Top 12 bits are integer, bottom 4 bits are fractional.
agc_amin(15:0)	The minimum value that gain can be adjusted down to. Top 12 bits are integer, bottom 4 bits are fractional.
gain_mon	When set, combines current AGC gain with I and Q data. The 18-bit output format thus becomes: I Portion: 8 bits of AGC'd I data - Gain(23:16) - 00 Q Portion: 8 bits of AGC'd Q data - Gain(15:10) - Status(1:0) - 00. <b>Note:</b> Bit 0 of Status, when set, indicates the data is saturated. Bit 1 of Status, when set, indicates the data is zero.
ssel_agc_freeze(2:0)	Sync selection for freeze mode, 1 of 8 sources. This source is ORed with the freeze register bit
ssel_gain(2:0)	Sync selection for the double buffered agc_gaina and agc_gainb register.
ssel_ddc_agc(2:0)	Sync selection used to initialize the AGC, primarily for test purposes.

**7.2.11 DDC Output Interface**

The baseband I/Q sample interface can be configured as serial or parallel formatted data. The serial interface closely matches the GC5316 style interface. The parallel interface is provided to interface directly to the TMS320TC1110 when delayed antenna streams used to implement channel estimation buffering and/or transport format combination indicator (TFCI) buffering are not required.

The DDC output data is 2's complement format.

**7.2.11.1 Serial Output Interface**



B0127-01

**Figure 7-30. Serial Output Block Diagram and Output Pins for Each DDC Filter Mode**

Each DDC block can be assigned four serial output data pins. These pins are used to transfer downconverted I/Q baseband data out of the AFE8406 for subsequent processing. The usage of these pins changes depending on how the DDC block is configured.

When the block is configured for two CDMA channels, a pair of serial data pins provides separate I and Q data output for the two DDC channels. Word size is selectable from 4 to 25 bits with the most-significant bit first.

When the DDC block is configured for a single UMTS channel, even and odd I and Q data drive the four serial pins separately, most-significant bit first.

Four serial pins each for I and Q data can be optionally employed (instead of two for I and two for Q) at half the output rate. This would most likely be used when two DDC channels (2k and 2k + 1, k = 0 to 5) are combined to support double-length PFIR filtering (a channel is sacrificed). Formatting for I data is then: lmsb, lmsb-1, lmsb-2, lmsb-3. Q data formatting is: Qmsb, Qmsb-1, Qmsb-2, Qmsb-3.

The frame strobe signal provided on the rx\_sync\_out\_X pins can be programmed to arrive from 0 to 3 bit clocks early via a 2-bit control parameter. The frame interval can be programmed from 1 to 63 bits. A programmable 4-bit clock divider circuit is used to specify the serial bit rate. The clock divider circuit is synchronized using a sync block discussed later in this document.

Programming the serial port clock divider requires some thought and depends upon the channel's overall decimation ratio, frame sync interval, number of output bits, and CDMA-UMTS mode.

In general:

the serial clock divide ratio  $\times$  the frame sync interval = the total receive decimation

The relationship between the number of serial bits output, clock divide ratio, and overall decimation ratio is:


CDMA:  $[\text{overall decimation} \times (\text{pser\_recv\_8pin} + 1)] / (\text{pser\_recv\_clkdiv} + 1) \geq \text{pser\_recv\_bits} + 1$

UMTS:  $2 \times [\text{overall decimation} \times (\text{pser\_recv\_8pin} + 1)] / (\text{pser\_recv\_clkdiv} + 1) \geq \text{pser\_recv\_bits} + 1$

where overall decimation = CIC DECIMATION  $\times$  CFIR DECIMATION.

Decimation by 2 in the output interface can be achieved by setting the frame strobe interval and clock divider to 1/2 the PFIR output rate. The serial interface samples the PFIR output each time the transfer interval defined by these two settings has completed. The decimation moment can be controlled using the rxsync\_X input signal selected as the sync source for the serial interface.

The timing diagram in Figure 7-31 shows the DDC serial output timing.




T0117-01

Figure 7-31. Serial Output Interface Timing Diagram

PROGRAMMING	
VARIABLE	DESCRIPTION
pser_recv_fsinvl(6:0)	Frame sync interval in bits
pser_recv_bits(4:0)	Number of data output bits - 1. i.e.: 10001= 18 bits
pser_recv_clkdiv(3:0)	Receive serial interface clock divider rate - 1. 0= rcclk, 15= rxclk/16
pser_recv_8pin	When set, configures the serial out pins for 4I and 4Q in UMTS mode. When clear, the mode is 2I and 2Q. Used in conjunction with pser_recv_alt.
pser_recv_alt	When set, outputs Q data from adjacent DDC channel.
pser_recv_fsdcl(1:0)	Number of bit clocks the frame sync is output early with respect to serial data.

PROGRAMMING	
VARIABLE	DESCRIPTION
ssel_serial(2:0)	Sync source selection, 1 of 8.
3-state(6:3)	3-state controls for the rx_sync_out_X and rxout_X_X pins. Pins are in the high-impedance state when the 3-state register bits are set.


**7.2.11.2 Parallel Output Interface**



B0128-01

**Figure 7-32. Parallel Output Interface Block Diagram and Output Pins**

When a parallel I/Q interface is required, a 32-bit time-division-multiplexed output mode can be selected using the rxout\_X\_X pins. This interface is provided for direct connection to the TMS320TC110 Receive Chip Rate ASSP when delayed antenna streams are not required. The output sample rate, rxclk\_out clock polarity, par\_sync\_out position and number of channels to be output are all programmable.



T0118-01

**Figure 7-33. Parallel Output Interface Timing Diagram**


The DDC channel serial interface synchronization source selections should all be programmed to the same value when using this parallel output interface (each DDC channel ssel\_serial(2:0) in the SYNC\_0 register should be programmed to the same rxsync\_A/B/C/D value).

Decimation by 2 in the output interface can be achieved by setting the frame strobe interval and clock divider to 1/2 the PFIR output rate. The parallel interface samples the PFIR outputs each time the transfer interval defined by these two settings has completed.

PROGRAMMING	
VARIABLE	DESCRIPTION
par_recv_fsinvl(6:0)	rx_sync_out (frame strobe) sync interval. 0 is 1 rxclk cycle and 127 is 128 rxclk cycles.
par_recv_clkdiv(6:0)	rxclk_out cycles per IQ channel sample; 1 is full rate, 2 is rxclk/2, etc.
par_recv_chan(3:0)	Number channels to be output. 0 is 1 channel, and 15 is 16 channels.
par_recv_sync_del(6:0)	Delays the DDC0 pser sync source to establish the timing of IQ DDC0. Increasing the value delays the par_sync_out location.
par_recv_syncout_del(3:0)	Delays the rx_sync_out position with respect to IQ DDC0. Setting to 0 moves the rx_sync_out pulse one rxclk_out cycle before the IQ DDC0 word, setting to 1 places it as shown above, lined up with IQ DDC0, etc.
par_recv_rxclk_pol	rxclk_out polarity. Outputs data on falling edges when cleared, rising edges when set.
par_recv_sync_pol	Parallel interface par_sync_out polarity. 0 is active low, 1 for active high
par_recv_ena	Parallel TC1110 style interface enabled when set, serial interface enabled when cleared.
ssel_serial(2:0)	DDC channel serial interface sync source selection. <i>All DDCs should be programmed to the same sync source when using this parallel output interface.</i>
gain_mon	When set, the parallel output data includes 8b I at I(15:8), 8b Q at Q(15:8), 14b AGC gain at I(7:0) and Q(7:2) and 2b AGC state at Q(1:0).
3-state(6:3)	3-state controls for the rx_sync_out_X and rxout_X_X pins. Pins are in the high-impedance state when the 3-state register bits are set.

### 7.2.12 DDC Checksum Generator

The checksum generator is used in conjunction with the input test signal generator to implement a self test capability.



B0129-01

Figure 7-34. DDC Checksum Generator Block Diagram

The sync for the checksum generator is internally connected to the ddc\_counter output.

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER



SLWS168C–MAY 2005–REVISED OCTOBER 2008

[www.ti.com](http://www.ti.com)

PROGRAMMING	
VARIABLE	DESCRIPTION
ddc_chk_sum(15:0)	Read only DDC channel checksum results



## 8 AFE8406 GENERAL CONTROL

The AFE8406 is configured over a bidirectional 16-bit parallel data microprocessor control port. The control port permits access to the control registers which configure the chip. The control registers are organized using a paged-access scheme using 6 address lines. Half of the 64 addresses (Address 32 through Address 63) represent global registers. The other 32 (Address 0 through Address 31) are paged registers. This arrangement permits accessing a large number of control registers using relatively few address lines.

Global registers (Address 32 through Address 63) are used to read/write AFE8406 parameters that are global in nature and can benefit from single read/write operations. Examples include chip status, reset, sync options, checksum ramp parameters, interrupt sources, interrupt masks, 3-state controls and the page register.

Global Address 33 is the page register. Writing a 16-bit value to this register sets the page to which future write or read operations performed. These paged-registers contain the actual parameters that configure the chip and are accessed by writing/reading address 0 through address 31.

The global 3-state register can be used to 3-state the output drivers on the AFE8406, and also includes the capability of disabling the chip's internal rxclk.


PROGRAMMING	
VARIABLE	DESCRIPTION
rxclk_ena	Enables the internal rxclk when set. When cleared, the AFE8406 will ignore the rxclk input signal and hold the internal clock low.
3-state(10:0)	Various output pins are forced into the high-impedance state when these bits are asserted. See the GBL_3STATE register description for pin groups to bit assignments.
arst_func	When asserted, the internal datapath is held reset. The control register programming is not affected.

### 8.1 Microprocessor Interface Control Data, Address, and Strokes

The microprocessor control bus consists of 16 bi-directional control data lines **d[15:0]**, 6 address lines **a[5:0]**, a read enable line **rd\_n**, a write enable line **wr\_n**, and a chip enable line **ce\_n**. These lines usually interface to a microprocessor or DSP chip and is intended to look like a block of memory.


The interface can be operated in a 3 pin control mode (using rd\_n, wr\_n and ce\_n) or 2 pin control mode (using wr\_n and ce\_n with rd\_n always low).

**8.1.1 MPU Timing Diagrams**




T0119-01

**Figure 8-1. Read Operation—3-pin Control Mode**




T0120-01

**Figure 8-2. Read Operation—2-Pin Control Mode ( $rd\_n$  Tied Low)**



T0121-01

Figure 8-3. Write Operation—3-Pin Control Mode



T0122-01

Figure 8-4. Write Operation—2-Pin Control Mode ( $rd_n$  Tied Low)

## 8.2 Synchronization Signals

Various function blocks within the AFE8406 need to be synchronized in order to realize predictable results. The AFE8406 provides a flexible system where each function block that requires synchronization can be independently synchronized from either device pins or from a software “one-shot”. The one-shot option is setup and triggered through control registers. The four sync input pins, rxsync\_a, rxsync\_b, rxsync\_c and rxsync\_d are qualified on the rxclk rising clock edge.

Table 8-1 shows the different sync modes available.

**Table 8-1. Different Sync Modes Available**

SYNC SELECT CODE	RECEIVE SYNC SOURCE
000	rxsync_a
001	rxsync_b
010	rxsync_c
011	rxsync_d
100	ddc sync counter terminal count
101	ddc sync triggered by s/w oneshot (register bit)
110	0 (always off)
111	1 (always on)

Table 8-2 and Table 8-3 summarizes the blocks which have functions that can be synchronized using the above eight sync source options.

**Table 8-2. Receive Common Syncs**

Sync Name	Purpose
sync_ddc_counter	Initializes the receive sync counter
sync_ddc	Initializes the receive ADC interface and clock generation circuits
sync_rxsync_out	selects sync signal to be output on the rx_sync_out pin.
sync_adc_fifo	Initializes the input and output pointers in the ADC fifo circuits.
sync_tst_decim	Initializes the testbus decimation counter.
sync_recv_pmeterX	Initializes the rxin power meters. {X = 0,1,2 or 3}
sync_ragc_interval_X	Initializes the rxin receive AGC timers. {X = 0,1,2 or 3}
sync_ragc_freeze_X	rxin receive AGC freeze mode control. {X = 0,1,2 or 3}
sync_ragc_clear_X	Initializes the receive AGC error accumulator. {X = 0,1,2 or 3}

**Table 8-3. DDC Channel Syncs**

Sync Name	Purpose
sync_ddc_tadj	Selects zero stuff moment in the tadj fine adjustment section.
sync_ddc_tadj_reg	Updates the tadj output pointer register delay in the tadj coarse adjustment section.
sync_ddc_nco	Resets the NCO accumulator.
sync_ddc_freq	Updates the NCO freq registers.
sync_ddc_phase	Updates the NCO phase register.
sync_ddc_dither	Initializes the NCO dither circuits.
sync_ddc_cic	Selects the CIC decimation moment.
sync_ddc_pmeter	Initializes the receive channel power meters.
sync_ddc_gain	Updates the DDC channel AGC gain registers
sync_ddc_agc	Initializes the AGC accumulator.
sync_ddc_agc_freeze	AGC freeze mode control.
sync_ddc_serial	Initializes the receive serial interface.

A 32-bit general purpose timer is included in the synchronization function. The timer loads the user programmed terminal count on a sync event, and counts down to zero using rxclk. The width of the terminal count pulse can also be programmed up to rxclk cycles. The timer's output can be used as a sync source for any other circuits requiring a sync if desired, and can also be routed to the rx\_sync\_out pin.

PROGRAMMING	
VARIABLE	DESCRIPTION
ddc_counter(31:0)	32-bit programmable terminal count
ddc_counter_width(7:0)	8-bit programmable terminal count pulse width
ssel_ddc_counter(2:0)	Sync source selection for the ddc counter
ssel_rsync_out(2:0)	Sync source selection for the rx_sync_out pin
3-state(0)	When set, the interrupt and rx_sync_out pins are in high-impedance state.
rx_oneshot	Register bit used to generate the S/W oneshot signal for sync. This bit must be programmed from cleared to set in order to generate a rising edge sync signal.

### 8.3 Interrupt Handling

When an AFE8406 block sets an interrupt, the interrupt pin will go active if the interrupt source is not masked. The microprocessor should then read the interrupt register to determine the source of the interrupt. The microprocessor will then have to write the interrupt register to clear the interrupt pin and the interrupt source. The interrupt register and interrupt mask are located in the global registers section of the control registers.

The AFE8406 has 16 interrupt sources; power meters in each of the eight DDC blocks, power meters in the four receive input interface, and four rxin\_X\_ovr (adc overflow) input pins where X={a,b,c,d}.

PROGRAMMING	
VARIABLE	DESCRIPTION
pmeterX_im(7:0)	Channel pmeter interrupt mask bits. Interrupt source is masked when set.
recv_pmeterX_im(3:0)	Receive input power meter interrupt masks.
rxin_X_ovr_im	ADC overflow input pin interrupt masks.
pmeterX(7:0)	Channel pmeter interrupt status.
recv_pmeterX(3:0)	Receive input power meter interrupt status.
rxin_X_ovr	ADC overflow input pin interrupt status.
intr_clr	When asserted, holds all interrupt status bits cleared. The interrupt pin will be inactive (always low) when this bit is set. Intended for lab/debug use only
3-state(0)	When set, the interrupt and rx_sync_out pins are in high-impedance state.

### 8.4 AFE8406 Programming

The AFE8406 includes over 2000 internal configuration registers and therefore implements a paged addressing scheme. The register map includes a *global control variables* register address space that is accessed directly when the a5 signal is high. This *global control variables* address space includes the page register. All other registers are addressed using a combination of an address comprised of the internal page register contents and the 6-bit external address; a5, a4, a3, a2, a1 and a0.

The page register is accessed when the 6-bit address a5:a0 is 0x21 (or binary "100001").

Page Register Contents in Hex	Address Pin a5	Registers Addressed With 5-Bit Address Space, Pins (a4:a0)
don't care	1	Global Control Variables 0x00 through 0x1F
0x0000	0	DDC0 PFIR taps 0 through 31 coefficient lsbs (1:0)

Page Register Contents in Hex	Address Pin a5	Registers Addressed With 5-Bit Address Space, Pins (a4:a0)
0x0020	0	DDC0 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0040	0	DDC0 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0060	0	DDC0 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0080	0	DDC0 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x00A0	0	DDC0 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x00C0	0	DDC0 CFIR taps 0 through 31 coefficient msbs (17:2)
0x00E0	0	DDC0 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0100	0	DDC0 Control Registers 0x00 through 0x1F
0x0120	0	DDC0 Control Registers 0x20 through 0x3F
0x0200	0	DDC1 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0220	0	DDC1 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0240	0	DDC1 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0260	0	DDC1 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0280	0	DDC1 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x02A0	0	DDC1 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x02C0	0	DDC1 CFIR taps 0 through 31 coefficient msbs (17:2)
0x02E0	0	DDC1 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0300	0	DDC1 Control Registers 0x00 through 0x1F
0x0320	0	DDC1 Control Registers 0x20 through 0x3F
0x0400	0	DDC2 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0420	0	DDC2 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0440	0	DDC2 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0460	0	DDC2 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0480	0	DDC2 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x04A0	0	DDC2 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x04C0	0	DDC2 CFIR taps 0 through 31 coefficient msbs (17:2)
0x04E0	0	DDC2 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0500	0	DDC2 Control Registers 0x00 through 0x1F
0x0520	0	DDC2 Control Registers 0x20 through 0x3F
0x0600	0	DDC3 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0620	0	DDC3 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0640	0	DDC3 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0660	0	DDC3 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0680	0	DDC3 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x06A0	0	DDC3 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x06C0	0	DDC3 CFIR taps 0 through 31 coefficient msbs (17:2)
0x06E0	0	DDC3 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0700	0	DDC3 Control Registers 0x00 through 0x1F
0x0720	0	DDC3 Control Registers 0x20 through 0x3F
0x0800	0	DDC4 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0820	0	DDC4 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0840	0	DDC4 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0860	0	DDC4 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0880	0	DDC4 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x08A0	0	DDC4 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x08C0	0	DDC4 CFIR taps 0 through 31 coefficient msbs (17:2)

Page Register Contents in Hex	Address Pin a5	Registers Addressed With 5-Bit Address Space, Pins (a4:a0)
0x08E0	0	DDC4 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0900	0	DDC4 Control Registers 0x00 through 0x1F
0x0920	0	DDC4 Control Registers 0x20 through 0x3F
0x0A00	0	DDC5 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0A20	0	DDC5 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0A40	0	DDC5 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0A60	0	DDC5 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0A80	0	DDC5 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x0AA0	0	DDC5 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x0AC0	0	DDC5 CFIR taps 0 through 31 coefficient msbs (17:2)
0x0AE0	0	DDC5 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0B00	0	DDC5 Control Registers 0x00 through 0x1F
0x0B20	0	DDC5 Control Registers 0x20 through 0x3F
0x0C00	0	DDC6 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0C20	0	DDC6 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0C40	0	DDC6 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0C60	0	DDC6 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0C80	0	DDC6 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x0CA0	0	DDC6 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x0CC0	0	DDC6 CFIR taps 0 through 31 coefficient msbs (17:2)
0x0CE0	0	DDC6 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0D00	0	DDC6 Control Registers 0x00 through 0x1F
0x0D20	0	DDC6 Control Registers 0x20 through 0x3F
0x0E00	0	DDC7 PFIR taps 0 through 31 coefficient lsbs (1:0)
0x0E20	0	DDC7 PFIR taps 32 through 63 coefficient lsbs (1:0)
0x0E40	0	DDC7 PFIR taps 0 through 31 coefficient msbs (17:2)
0x0E60	0	DDC7 PFIR taps 32 through 63 coefficient msbs (17:2)
0x0E80	0	DDC7 CFIR taps 0 through 31 coefficient lsbs (1:0)
0x0EA0	0	DDC7 CFIR taps 32 through 63 coefficient lsbs (1:0)
0x0EC0	0	DDC7 CFIR taps 0 through 31 coefficient msbs (17:2)
0x0EE0	0	DDC7 CFIR taps 32 through 63 coefficient msbs (17:2)
0x0F00	0	DDC7 Control Registers 0x00 through 0x1F
0x0F20	0	DDC7 Control Registers 0x20 through 0x3F
0x1000	0	Receive Input AGC0 Error RAM addresses 0 through 31
0x1020	0	Receive Input AGC0 Error RAM addresses 32 through 63
0x1040	0	Receive Input AGC0 DVGA RAM addresses 0 through 31
0x1080	0	Receive Input AGC0 Gain RAM addresses 0 through 31
0x10A0	0	Receive Input AGC0 Gain RAM addresses 32 through 63
0x1100	0	Receive Input AGC1 Error RAM addresses 0 through 31
0x1120	0	Receive Input AGC1 Error RAM addresses 32 through 63
0x1140	0	Receive Input AGC1 DVGA RAM addresses 0 through 31
0x1180	0	Receive Input AGC1 Gain RAM addresses 0 through 31
0x11A0	0	Receive Input AGC1 Gain RAM addresses 32 through 63
0x1400	0	Receive Input AGC2 Error RAM addresses 0 through 31
0x1420	0	Receive Input AGC2 Error RAM addresses 32 through 63
0x1440	0	Receive Input AGC2 DVGA RAM addresses 0 through 31

# AFE8406

## 14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER



SLWS168C–MAY 2005–REVISED OCTOBER 2008

www.ti.com

Page Register Contents in Hex	Address Pin a5	Registers Addressed With 5-Bit Address Space, Pins (a4:a0)
0x1480	0	Receive Input AGC2 Gain RAM addresses 0 through 31
0x14A0	0	Receive Input AGC2 Gain RAM addresses 32 through 63
0x1500	0	Receive Input AGC3 Error RAM addresses 0 through 31
0x1520	0	Receive Input AGC3 Error RAM addresses 32 through 63
0x1540	0	Receive Input AGC3 DVGA RAM addresses 0 through 31
0x1580	0	Receive Input AGC3 Gain RAM addresses 0 through 31
0x15A0	0	Receive Input AGC3 Gain RAM addresses 32 through 63
0x1800	0	Receive Input Control Registers 0x00 through 0x1F
0x1820	0	Receive Input Control Registers 0x20 through 0x3F
0x1840	0	Receive Input AGC Control Registers 0x00 through 0x1F
0x1860	0	Receive Input AGC Control Registers 0x20 through 0x3F

### 8.4.1 Control Register Index

Table 8-4. Control Register Index

REGISTER NAME	SECTION
AGC_AMAX	<a href="#">Section 8.4.5.23</a>
AGC_AMIN	<a href="#">Section 8.4.5.24</a>
AGC_CONFIG1	<a href="#">Section 8.4.5.17</a>
AGC_CONFIG2	<a href="#">Section 8.4.5.18</a>
AGC_CONFIG3	<a href="#">Section 8.4.5.19</a>
AGC_GAINA	<a href="#">Section 8.4.5.21</a>
AGC_GAINB	<a href="#">Section 8.4.5.22</a>
AGC_GAINMSB	<a href="#">Section 8.4.5.20</a>
CIC_MODE1	<a href="#">Section 8.4.5.5</a>
CIC_MODE2	<a href="#">Section 8.4.5.6</a>
CONFIG	<a href="#">Section 8.4.2.3</a>
CONFIG1	<a href="#">Section 8.4.5.15</a>
CONFIG2	<a href="#">Section 8.4.5.16</a>
DDC_CHK_SUM	<a href="#">Section 8.4.5.31</a>
DDCCONFIG1	<a href="#">Section 8.4.5.27</a>
FIR_GAIN	<a href="#">Section 8.4.5.2</a>
FIR_MODE	<a href="#">Section 8.4.5.1</a>
GBL_IMASK0	<a href="#">Section 8.4.2.8</a>
GBL_INTERRUPT0	<a href="#">Section 8.4.2.9</a>
GBL_ONESHOT	<a href="#">Section 8.4.2.7</a>
GBL_PAR_CONFIG0	<a href="#">Section 8.4.2.4</a>
GBL_PAR_CONFIG1	<a href="#">Section 8.4.2.5</a>
GBL_3STATE	<a href="#">Section 8.4.2.6</a>
NZ_PWR_MASK	<a href="#">Section 8.4.3.7</a>
PAGE	<a href="#">Section 8.4.2.2</a>
PHASE_OFFSETA	<a href="#">Section 8.4.5.13</a>
PHASE_OFFSETB	<a href="#">Section 8.4.5.14</a>
PHASEADD0A	<a href="#">Section 8.4.5.9</a>
PHASEADD0B	<a href="#">Section 8.4.5.11</a>
PHASEADD1A	<a href="#">Section 8.4.5.10</a>
PHASEADD1B	<a href="#">Section 8.4.5.12</a>

REGISTER NAME	SECTION
PMETER_RESULT_A_LSB	<a href="#">Section 8.4.5.32</a>
PMETER_RESULT_A_MID	<a href="#">Section 8.4.5.33</a>
PMETER_RESULT_A_MSB	<a href="#">Section 8.4.5.34</a>
PMETER_RESULT_B_LSB	<a href="#">Section 8.4.5.35</a>
PMETER_RESULT_B_MID	<a href="#">Section 8.4.5.36</a>
PMETER_RESULT_B_MSB	<a href="#">Section 8.4.5.37</a>
PMETER_RESULT_AB_UMSB	<a href="#">Section 8.4.5.38</a>
PSER_CONFIG1	<a href="#">Section 8.4.5.25</a>
PSER_CONFIG2	<a href="#">Section 8.4.5.26</a>
RAGC_CONFIG0	<a href="#">Section 8.4.4.1</a>
RAGC_CONFIG1	<a href="#">Section 8.4.4.2</a>
RAGC_CONFIG2	<a href="#">Section 8.4.4.3</a>
RAGC_CONFIG3	<a href="#">Section 8.4.4.4</a>
RAGC0_ACCUM_LSB	<a href="#">Section 8.4.4.57</a>
RAGC0_ACCUM_MSB	<a href="#">Section 8.4.4.58</a>
RAGC0_CLIP_ERROR	<a href="#">Section 8.4.4.17</a>
RAGC0_CLIP_HITHRESH	<a href="#">Section 8.4.4.12</a>
RAGC0_CLIP_HITIMER	<a href="#">Section 8.4.4.14</a>
RAGC0_CLIP_LOTHRESH	<a href="#">Section 8.4.4.13</a>
RAGC0_CLIP_LOTIMER	<a href="#">Section 8.4.4.15</a>
RAGC0_CLIP_SAMPLES	<a href="#">Section 8.4.4.16</a>
RAGC0_CONFIG0	<a href="#">Section 8.4.4.7</a>
RAGC0_CONFIG1	<a href="#">Section 8.4.4.8</a>
RAGC0_INTEGINVL_LSB	<a href="#">Section 8.4.4.5</a>
RAGC0_INTEGINVL_MSB	<a href="#">Section 8.4.4.6</a>
RAGC0_SD_SAMPLES	<a href="#">Section 8.4.4.11</a>
RAGC0_SD_THRESH	<a href="#">Section 8.4.4.9</a>
RAGC0_SD_TIMER	<a href="#">Section 8.4.4.10</a>
RAGC1_ACCUM_LSB	<a href="#">Section 8.4.4.59</a>
RAGC1_ACCUM_MSB	<a href="#">Section 8.4.4.60</a>
RAGC1_CLIP_ERROR	<a href="#">Section 8.4.4.30</a>
RAGC1_CLIP_HITHRESH	<a href="#">Section 8.4.4.25</a>
RAGC1_CLIP_HITIMER	<a href="#">Section 8.4.4.27</a>



**Table 8-4. Control Register Index (continued)**

REGISTER NAME	SECTION
RAGC1_CLIP_LOTHRESH	<a href="#">Section 8.4.4.26</a>
RAGC1_CLIP_LOTIMER	<a href="#">Section 8.4.4.28</a>
RAGC1_CLIP_SAMPLES	<a href="#">Section 8.4.4.29</a>
RAGC1_CONFIG0	<a href="#">Section 8.4.4.20</a>
RAGC1_CONFIG1	<a href="#">Section 8.4.4.21</a>
RAGC1_INTEGINVL_LSB	<a href="#">Section 8.4.4.18</a>
RAGC1_INTEGINVL_MSB	<a href="#">Section 8.4.4.19</a>
RAGC1_SD_SAMPLES	<a href="#">Section 8.4.4.24</a>
RAGC1_SD_THRESH	<a href="#">Section 8.4.4.22</a>
RAGC1_SD_TIMER	<a href="#">Section 8.4.4.23</a>
RAGC2_ACCUM_LSB	<a href="#">Section 8.4.4.61</a>
RAGC2_ACCUM_MSB	<a href="#">Section 8.4.4.62</a>
RAGC2_CLIP_ERROR	<a href="#">Section 8.4.4.43</a>
RAGC2_CLIP_HITHRESH	<a href="#">Section 8.4.4.38</a>
RAGC2_CLIP_HITIMER	<a href="#">Section 8.4.4.40</a>
RAGC2_CLIP_LOTHRESH	<a href="#">Section 8.4.4.39</a>
RAGC2_CLIP_LOTIMER	<a href="#">Section 8.4.4.41</a>
RAGC2_CLIP_SAMPLES	<a href="#">Section 8.4.4.42</a>
RAGC2_CONFIG0	<a href="#">Section 8.4.4.33</a>
RAGC2_CONFIG1	<a href="#">Section 8.4.4.34</a>
RAGC2_INTEGINVL_LSB	<a href="#">Section 8.4.4.31</a>
RAGC2_INTEGINVL_MSB	<a href="#">Section 8.4.4.32</a>
RAGC2_SD_SAMPLES	<a href="#">Section 8.4.4.37</a>
RAGC2_SD_THRESH	<a href="#">Section 8.4.4.35</a>
RAGC2_SD_TIMER	<a href="#">Section 8.4.4.36</a>
RAGC3_ACCUM_LSB	<a href="#">Section 8.4.4.63</a>
RAGC3_ACCUM_MSB	<a href="#">Section 8.4.4.64</a>
RAGC3_CLIP_ERROR	<a href="#">Section 8.4.4.56</a>
RAGC3_CLIP_HITHRESH	<a href="#">Section 8.4.4.51</a>
RAGC3_CLIP_HITIMER	<a href="#">Section 8.4.4.53</a>
RAGC3_CLIP_LOTHRESH	<a href="#">Section 8.4.4.52</a>
RAGC3_CLIP_LOTIMER	<a href="#">Section 8.4.4.54</a>
RAGC3_CLIP_SAMPLES	<a href="#">Section 8.4.4.55</a>
RAGC3_CONFIG0	<a href="#">Section 8.4.4.46</a>
RAGC3_CONFIG1	<a href="#">Section 8.4.4.47</a>
RAGC3_INTEGINVL_LSB	<a href="#">Section 8.4.4.44</a>
RAGC3_INTEGINVL_MSB	<a href="#">Section 8.4.4.45</a>
RAGC3_SD_SAMPLES	<a href="#">Section 8.4.4.50</a>
RAGC3_SD_THRESH	<a href="#">Section 8.4.4.48</a>
RAGC3_SD_TIMER	<a href="#">Section 8.4.4.49</a>
RECV_CONFIG0	<a href="#">Section 8.4.3.5</a>
RECV_CONFIG1	<a href="#">Section 8.4.3.6</a>
RECV_PMETER_SYNC	<a href="#">Section 8.4.3.8</a>

REGISTER NAME	SECTION
RECV_PMETER0_CONFIG	<a href="#">Section 8.4.3.12</a>
RECV_PMETER0_LMSB	<a href="#">Section 8.4.3.28</a>
RECV_PMETER0_LSB	<a href="#">Section 8.4.3.26</a>
RECV_PMETER0_MID	<a href="#">Section 8.4.3.27</a>
RECV_PMETER0_SQR_SUM_LSB	<a href="#">Section 8.4.3.9</a>
RECV_PMETER0_STRT_INTVL_LSB	<a href="#">Section 8.4.3.10</a>
RECV_PMETER0_SYNC_DLY	<a href="#">Section 8.4.3.11</a>
RECV_PMETER0_UMSB	<a href="#">Section 8.4.3.29</a>
RECV_PMETER1_CONFIG	<a href="#">Section 8.4.3.16</a>
RECV_PMETER1_LMSB	<a href="#">Section 8.4.3.32</a>
RECV_PMETER1_LSB	<a href="#">Section 8.4.3.30</a>
RECV_PMETER1_MID	<a href="#">Section 8.4.3.31</a>
RECV_PMETER1_SQR_SUM_LSB	<a href="#">Section 8.4.3.13</a>
RECV_PMETER1_STRT_INTVL_LSB	<a href="#">Section 8.4.3.14</a>
RECV_PMETER1_SYNC_DLY	<a href="#">Section 8.4.3.15</a>
RECV_PMETER1_UMSB	<a href="#">Section 8.4.3.33</a>
RECV_PMETER2_CONFIG	<a href="#">Section 8.4.3.20</a>
RECV_PMETER2_LMSB	<a href="#">Section 8.4.3.36</a>
RECV_PMETER2_LSB	<a href="#">Section 8.4.3.34</a>
RECV_PMETER2_MID	<a href="#">Section 8.4.3.35</a>
RECV_PMETER2_SQR_SUM_LSB	<a href="#">Section 8.4.3.17</a>
RECV_PMETER2_STRT_INTVL_LSB	<a href="#">Section 8.4.3.18</a>
RECV_PMETER2_SYNC_DLY	<a href="#">Section 8.4.3.19</a>
RECV_PMETER2_UMSB	<a href="#">Section 8.4.3.37</a>
RECV_PMETER3_CONFIG	<a href="#">Section 8.4.3.24</a>
RECV_PMETER3_LMSB	<a href="#">Section 8.4.3.40</a>
RECV_PMETER3_LSB	<a href="#">Section 8.4.3.38</a>
RECV_PMETER3_MID	<a href="#">Section 8.4.3.39</a>
RECV_PMETER3_SQR_SUM_LSB	<a href="#">Section 8.4.3.21</a>
RECV_PMETER3_STRT_INTVL_LSB	<a href="#">Section 8.4.3.22</a>
RECV_PMETER3_SYNC_DLY	<a href="#">Section 8.4.3.23</a>
RECV_PMETER3_UMSB	<a href="#">Section 8.4.3.41</a>
RECV_SLF_TST_VALUE	<a href="#">Section 8.4.3.25</a>
SQR_SUM	<a href="#">Section 8.4.5.3</a>
SSEL_DDC_CNTR	<a href="#">Section 8.4.3.3</a>
SSEL_RX_0	<a href="#">Section 8.4.3.4</a>
STRT_INTRVL	<a href="#">Section 8.4.5.4</a>
SYNC_0	<a href="#">Section 8.4.5.28</a>
SYNC_1	<a href="#">Section 8.4.5.29</a>
SYNC_2	<a href="#">Section 8.4.5.30</a>
SYNC_DDC_CNTR_LSB	<a href="#">Section 8.4.3.1</a>
SYNC_DDC_CNTR_MSB	<a href="#">Section 8.4.3.2</a>
TADJC	<a href="#">Section 8.4.5.7</a>
TADJF	<a href="#">Section 8.4.5.8</a>
VER	<a href="#">Section 8.4.2.1</a>

**8.4.2 Global Control Variables**

These registers are accessed directly without page address extension; when pin a5 is high during a read or write access, this block of 32 registers are accessed.

**8.4.2.1 VER Register**

<b>Register name: VER</b>		<b>Address: 0x00</b>		<b>READ_ONLY</b>			
BIT 15				BIT 8			
unused	unused	unused	unused	unused	unused	unused	unused
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
unused	unused	unused	unused	VER3	VER2	VER1	VER0
0	0	0	0	0	0	*	*

**VER(3:0):** A hardwired read-only register that returns the version of the chip  
 \* A valid version code is 0010.

**8.4.2.2 PAGE Register**
**Register name: PAGE Address: 0x01**

BIT 15							BIT 8	
unused	unused	unused	W(2:0)			X	Y(2)	
0	0	0	0	0	0	0	0	
BIT 7							BIT 0	
Y(1)	Y(0)	Zp	unused	unused	unused	unused	unused	
0	0	0	0	0	0	0	0	

**W(2:0) :** Selects which dual DDC block to address.

**X :** The DDC modules are configured as dual DDCs; an even numbered DDC and odd numbered DDC are contained in each dual DDC module, the X bit selects which DDC gets address. (DDC0/2/4/6=0, DDC1/3/5/7=1)

W(2:0)	X bit	Selected Block
000	0	DDC0
000	1	DDC1
001	0	DDC2
001	1	DDC3
010	0	DDC4
010	1	DDC5
011	0	DDC6
011	1	DDC7
100	0	Receive AGC0/1 RAMs
101	0	Receive AGC2/3 RAMs
110	0	Receive Input Interface

**Y(2:0) :** Within each major block, there are up to 8 different Zones that can be addressed using the Y bits.

Y(2:0)	DDC Zone	Receive Input Interface Zone	Receive AGC RAMs Zone
000	PFIR coefficient lower 2 bits	CHIPS control registers	RAGC0/2 ERRMAP
001	PFIR coefficient upper 16 bits	RAGC control registers	RAGC0/2 DVGAMAP
010	CFIR coefficient lower 2 bits	Not assigned	RAGC0/2 GAINMAP
011	CFIR coefficient upper 16 bits	Not assigned	Not assigned
100	Control registers	Not assigned	RAGC1/3 ERRMAP
101	Not assigned	Not assigned	RAGC1/3 DVGAMAP
110	Not assigned	Not assigned	RAGC1/3 GAINMAP
111	Not assigned	Not assigned	Not assigned

**Zp :** The Zp bit is the MSB of the address word sent to the registers and rams. This bit can be thought of as an upper/lower selector of the 64-word addressing.

**8.4.2.3 CONFIG Register**

**Register name: CONFIG      Address: 0x02**

BIT 15			BIT 8				
slf_tst_ena	rduz_sens_ena	arst_func	tst_rate_sel(4:0)				
0	0	0	0	0	0	0	0
BIT 7			BIT 0				
par_rcv_ena	gbl_ddc_write	intr_clr	tst_select(3:0)				tst_on
0	0	0	1	1	1	0	0

**slf\_tst\_ena** : Turns on the checksum LFSR for the receivers. They are located in the RECEIVE INPUT INTERFACE and DDC blocks

**rduz\_sens\_ena** : When enabled, adds noise to the LSB's of the ADC inputs.

**arst\_func** : When asserted, resets the functional portion of the circuits. The MPU registers do not get reset and retain their programmed value

**tst\_rate\_sel(4:0)** : Sets the rate of the output test data and clock. The length of the clock cycle is the value in `tst_rate_sel+1` multiplied by the RXCLK period. When the test bus source is set to 1000 (`rxin_a` and `rxin_b` FIFO outputs), `tst_rate_sel(4:0)` must be set to 0 for output. Otherwise, it will not output a clock at the decimated test bus rate.

**par\_rcv\_ena** : When asserted, the `rxout_*_*` serial pins join to form a 32-bit parallel output using 32 pins as a data bus, one pin as a output clock and one pin as a sync. This is used to connect to the TC1110 Chip rate processor from TI.

**gbl\_ddc\_write** : Factory Use Only. When asserted, the mpu writes are global. This means that DDC0/2/4/6 or DDC1/3/5/7 can be programmed simultaneously with the same values. This is an effort to reduce the amount of time spent programming the device. A common setup can be used to program the DDC0/2/4/6, then all the DDC1/3/5/7. Afterwards, just individual writes to the registers which differ between DDCs can be done. To use this feature, this bit must be asserted and the DDC0/1 must be addressed. Any other DDC address will not work.

**intr\_clr** : When asserted, this bit forces all interrupts to be cleared. To allow the interrupts to be set again, this bit must be programmed to zero. This does not stop blocks from generating interrupts, but rather just keeps the interrupts from being reported.

**tst\_select(3:0)** : This selects which block the test output comes from:

tst_select(3:0)	Test Data Sent to Output
0000	DDC 0
0001	DDC 1
0010	DDC 2
0011	DDC 3
0100	DDC 4
0101	DDC 5
0110	DDC 6
0111	DDC 7
1000	rxin_a and rxin_b FIFO outputs
others	none selected

**tst\_on** : When asserted, the testbus is active. The ADC input ports `rxin_c(15:0)`, `rxin_d(15:0)`, `dvga_c(5:0)` and `dvga_d(5:0)` become the testbus output ports. When this bit is set, the `rxin_c(15:0)` and `rxin_d(15:0)` ports become chip outputs. The `dvga_c(5:0)` and `dvga_d(5:0)` ports are enabled separately using the GBL\_3STATE register

#### 8.4.2.4 GBL\_PAR\_CONFIG0 Register

**Register name: GBL\_PAR\_CONFIG0**
**Address: 0x03**

BIT 15							BIT 8
par_recv_sync_del(6:0)							tst_clk_pol
0	0	0	0	0	0	0	0
BIT 7							BIT 0
par_recv_clkdiv(6:0)							par_recv_rxclk_pol
0	0	0	0	0	0	0	0

**par\_recv\_sync\_del(6:0)** : Delays the sync source from the DDC0 AGC output by (par\_recv\_sync\_del+1) rxclk cycles.

**tst\_clk\_pol** : Selects the polarity of the test clock output at dvga\_c(1) when the test bus is enabled; 0 for rising edge in the center of valid data, 1 for falling edge in the center of valid data. *No effect when tst\_rate\_sel is "00000".*

**par\_recv\_clkdiv(6:0)** : Selects the parallel interface output clock rate.

**par\_recv\_rxclk\_pol** : Selects the polarity of the rxclk\_out clock output; 0 for rising edge in the center of valid data, 1 for falling edge in the center of valid data.

#### 8.4.2.5 GBL\_PAR\_CONFIG1 Register

**Register name: GBL\_PAR\_CONFIG1**
**Address: 0x04**

BIT 15				BIT 8			
par_recv_syncout_del(3:0)				par_recv_chan(3:0)			
0	0	0	0	0	0	0	0
BIT 7							BIT 0
par_recv_fsinvl(6:0)							par_recv_sync_pol
0	0	0	0	0	0	0	0

**par\_recv\_syncout\_del(3:0)** : Changes the rx\_sync\_out position with respect to IQ DDC0. Setting to 0 causes rx\_sync\_out to lead IQ DDC0 by 1 output sample, setting to 1 causes rx\_sync\_out to line up with IQ DDC0, setting to 2 causes rx\_sync\_out to trail IQ DDC0 by 1 output sample, etc.

**par\_recv\_chan(3:0)** : Selects the number of channels to be output over the parallel interface, from 1 to 16 channels.

**par\_recv\_fsinvl(6:0)** : Selects the number of rxclk cycles per parallel interface frame, from 1 to 128 cycles.

**par\_recv\_sync\_pol** : Selects the polarity of the parallel interface sync pulse; 0 for active low, 1 for active high.

### 8.4.2.6 GBL\_3STATE Register

Register name: **GBL\_3STATE** Address: **0x05**

BIT 15					BIT 8		
rxclk_ena	unused	unused	unused	unused	3-state(10)	3-state(9)	3-state(8)
1	0	0	0	0	1	1	1

BIT 7				BIT 0			
3-state(7)	3-state(6)	3-state(5)	3-state(4)	3-state(3)	3-state(2)	3-state(1)	3-state(0)
1	1	1	1	1	1	1	1

**rxclk\_ena** : *Master rxclk enable.* When set, the chip’s rxclk is enabled, when cleared, rxclk is disabled.

**All 3-states are ACTIVE-LOW so a 0 turns on the output and a 1 places it in the high-impedance state.**

**3-state(10)** : This bit turns on the dvga\_d outputs.

**3-state(9)** : This bit turns on the dvga\_c outputs.

**3-state(8)** : This bit turns on the dvga\_b outputs.

**3-state(7)** : This bit turns on the dvga\_a outputs.

**3-state(6)** : This bit turns on the rx\_sync\_out\_6/7, and the rxout\_6/7\_a/b/c/d outputs. (For parallel interface use only)

**3-state(5)** : This bit turns on the rx\_sync\_out\_4/5, and the rxout\_4/5\_a/b/c/d outputs.

**3-state(4)** : This bit turns on the rx\_sync\_out\_2/3, and the rxout\_2/3\_a/b/c/d outputs.

**3-state(3)** : This bit turns on the rx\_sync\_out\_0/1, and the rxout\_0/1\_a/b/c/d outputs.

**3-state(2)** : unused

**3-state(1)** : rxclk\_out

**3-state(0)** : interrupt, and rx\_sync\_out.

### 8.4.2.7 GBL\_ONESHOT Register

Register name: **GBL\_ONESHOT** Address: **0x06**

BIT 15					BIT 8		
unused	unused	unused	unused	unused	unused	unused	unused
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
rx_oneshot	unused	unused	unused	unused	unused	unused	unused
0	0	0	0	0	0	0	0

**rx\_oneshot** :When set, a one shot pulse is sent to the receive blocks for syncing. This only works if the blocks are programmed to use the oneshot as the sync source. To use the oneshot again, it must be programmed back to a ‘0’ and then back to a ‘1’.

**8.4.2.8 GBL\_IMASK0 Register**
**Register name: GBL\_IMASK0**
**Address: 0x07**

BIT 15				BIT 8			
pmeter7_im	pmeter6_im	pmeter5_im	pmeter4_im	pmeter3_im	pmeter2_im	pmeter1_im	pmeter0_im
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
recv_pmeter0_im	recv_pmeter1_im	recv_pmeter2_im	recv_pmeter3_im	rxin_a_ovr_im	rxin_b_ovr_im	rxin_c_ovr_im	rxin_d_ovr_im
0	0	0	0	0	0	0	0

**pmeterX\_im** : When asserted, masks the interrupt for the particular DDC pmeter, X = {0, 1, 2, 3, 4, 5, 6, 7}.

**recv\_pmeterX\_im** : When asserted, masks the interrupt for the particular receive input pmeter, X = {0, 1, 2, 3}.

**rxin\_X\_ovr\_im** : When asserted, masks the interrupt for the particular rxin overflow, X = {a,b,c,d}.

**8.4.2.9 GBL\_INTERRUPT0 Register**
**Register name: GBL\_INTERRUPT0**
**Address: 0x08**

BIT 15				BIT 8			
pmeter7	pmeter6	pmeter5	pmeter4	pmeter3	pmeter2	pmeter1	pmeter0
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
recv_pmeter0	recv_pmeter1	recv_pmeter2	recv_pmeter3	rxin_a_ovr	rxin_b_ovr	rxin_c_ovr	rxin_d_ovr
0	0	0	0	0	0	0	0

**pmeterX** : Asserted when an interrupt has been generated by this DDC pmeterX block, X = {1, 2, 3, 4, 5, 6, 7}

**recv\_pmeterX** : Asserted when an interrupt has been generated by this receive input pmeter, X = {0, 1, 2, 3}.

**rxin\_X\_ovr** : Asserted when a logic high input from the rxin\_X\_ovr pin occurs, X={a,b,c,d}.

### 8.4.3 Receive Input Interface Controls

#### 8.4.3.1 SYNC\_DDC\_CNTR\_LSB Register

Register name: SYNC\_DDC\_CNTR\_LSB

Page: 0x1800

Address: 0x00

BIT 15				BIT 8			
ddc_counter(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
ddc_counter(7:0)							
0	0	0	0	0	0	0	0

#### 8.4.3.2 SYNC\_DDC\_CNTR\_MSB

Register name: SYNC\_DDC\_CNTR\_MSB

Page: 0x1800

Address: 0x01

BIT 15				BIT 8			
ddc_counter(31:24)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
ddc_counter(23:16)							
0	0	0	0	0	0	0	0

**ddc\_counter(32:0)** : 32-bit interval timer common to all DDC sync inputs. This timer may be programmed to any interval count, and each DDC synchronization input can select this counter as a source. The value programmed into the counter is: (desired number –1). The counter increments on each RX clock rising edge.



### 8.4.3.3 SSEL\_DDC\_CNTR Register

**Register name: SSEL\_DDC\_CNTR**
**Page: 0x1800    Address: 0x02**

BIT 15				BIT 8			
rxinab_mux	rxincd_mux	unused	unused	unused	ssel_ddc_counter(2:0)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
ddc_counter_width(7:0)							
0	0	0	0	0	0	0	0

**rxinab\_mux** :When asserted, the rxin\_a and rxin\_b inputs are internally driven by the rxin\_c and rxin\_d ports, respectively (Factory test use only).

**rxincd\_mux** :When asserted, the rxin\_c and rxin\_d inputs are internally driven by the rxin\_a and rxin\_b ports, respectively (Factory test use only).

**ssel\_ddc\_counter(2:0)** :Selects the sync source for the DDC sync counter.

**ddc\_counter\_width(7:0)** :Sets the width of the counter generated sync pulse in RX clock cycles, from 1 to 256.

Sync sources are contained in this and many of the following registers. For all sync source selections:

ssel_ddc_XXXX(2:0)	Selected Sync Source
000	rxsyncA
001	rxsyncB
010	rxsyncC
011	rxsyncD
100	DDC sync counter
101	one shot (register write triggered)
110	always 0
111	always 1

**8.4.3.4 SSEL\_RX\_0 Register**

Register name: SSEL\_RX\_0

Page: 0x1800 Address: 0x03

BIT 15				BIT 8			
unused	ssel_adc_fifo(2:0)			unused	ssel_tst_decim(2:0)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
unused	ssel_rxsync_out(2:0)			unused	ssel_ddc(2:0)		
0	0	0	0	0	0	0	0

**ssel\_adc\_fifo(2:0)** : Selects the sync source for the adc FIFO blocks. Sync reinitializes the read and write pointers of the FIFO.

**ssel\_tst\_decim(2:0)** : Selects the sync source for the test bus decimator block.

**ssel\_rxsync\_out(2:0)** : Selects the sync source for the RXSYNC\_OUT pin.

**ssel\_ddc(2:0)** : Selects the sync source for the DDC data input mux and mixer. *Controls clock generation in each DDC block (before the CIC input) which must match because the FIFO output clock is common for all DDC blocks.*

**8.4.3.5 RECV\_CONFIG0 Register**

Register name: RECV\_CONFIG0

Page: 0x1800

Address: 0x04

BIT 15				BIT 8			
rate_sel(1:0)		adc_fifo_strap_ab	adc_fifo_strap_cd	self_test_const_ena	adc_fifo_bypass	ragc_mpu_ram_read	tst_decim17
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
tst_decim_delay(3:0)			pmeter3_iq	pmeter2_iq	pmeter1_iq	pmeter0_iq	
0	0	0	0	0	0	0	

**rate\_sel(1:0)** : Tells the RECV\_CDRV the input rate. This is the rxin\_a/b/c/d input rate and the rate that the RECEIVE INPUT INTERFACE block sends data to the DDCs.

rate_sel	Input clock rate
00	rxclk
01	rxclk/2
10	rxclk/4
11	rxclk/8

**adc\_fifo\_strap\_ab** : When asserted, the input pointers of the rxin\_a FIFO and rxin\_b FIFO are hooked together in lock step configuration. This is used for maintaining FIFO delay consistency when complex inputs are driven on rxin\_a(I) and rxin\_b(Q). rxin\_a is the Master.

**adc\_fifo\_strap\_cd** : When asserted, the input pointers of the rxin\_c FIFO and rxin\_d FIFO are hooked together in lock step configuration. This is used for maintaining FIFO delay consistency when complex inputs are driven on rxin\_c(I) and rxin\_d(Q). rxin\_c is the Master.

**self\_test\_const\_ena** : When asserted, (with slf\_tst\_ena also asserted), a constant value is output by the test and noise generator instead of the pseudo random sequence. The constant value is programmable.

**adc\_fifo\_bypass** : When asserted, the ADC FIFO circuits are bypassed. Input data is then clocked in directly using the rxclk input. *The ssel\_ddc selection value will control the location of the internally generated sample clock when this bit is asserted where rate\_sel is rxclk/2, rxclk/4 or rxclk/8.*

**ragc\_mpu\_ram\_read** : When asserted, the RAMs in the RAGC blocks can be read. This bit should only be set when reading the RAGC map rams via the mpu interface and must be cleared for proper RAGC operation.

**tst\_decim17** : Must be cleared

**tst\_decim\_delay(3:0)** : These bits set the delay from the sync occurring until the decimator samples. In other words, the moment of the decimator is set by this delay value.

**pmeter3\_iq** : When asserted, the pmeter3 block takes input from both rxin\_c and rxin\_d as a complex sample pair. When de-asserted, only input from rxin\_d is used for the power measurement.

**pmeter2\_iq** : When asserted, the pmeter2 block takes input from both rxin\_c and rxin\_d as a complex sample pair. When de-asserted, only input from rxin\_c is used for the power measurement.

**pmeter1\_iq** : When asserted, the pmeter1 block takes input from both rxin\_a and rxin\_b as a complex sample pair. When de-asserted, only input from rxin\_b is used for the power measurement.

**pmeter0\_iq** : When asserted, the pmeter0 block takes input from both rxin\_a and rxin\_b as a complex sample pair. When de-asserted, only input from rxin\_a is used for the power measurement.

**8.4.3.6 RECV\_CONFIG1 Register**

Register name: RECV\_CONFIG1

Page: 0x1800 Address: 0x05

BIT 15				BIT 8			
msb_pos_d(2:0)			offset_bin_d	msb_pos_c(2:0)			offset_bin_c
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
msb_pos_b(2:0)			offset_bin_b	msb_pos_a(2:0)			offset_bin_a
0	0	0	0	0	0	0	0

**msb\_pos\_X(2:0)** : Places the MSB of the input word from the ADC. The value programmed into the 3 bits is the number of bit positions to the left of bit 16 in the input word, that the MSB is located. For example, if a 14-bit input word is driving rxin\_a input and is aligned with rxin\_a\_0, then msb\_pos\_a is programmed to “010” meaning 2 bits shifted down from bit 16 is the MSB. X={a,b,c,d}.

**offset\_bin\_X** : rxin\_X input data is in 2s complement and not offset binary. If clear, the input value will be converted to 2s complement using the MSB from the corresponding msb\_pos\_X value. X={a,b,c,d}. **Note that the internal ADCs use 2s complement format, so offset\_bin\_A and offset\_bin\_B must be clear.**

**8.4.3.7 NZ\_PWR\_MASK Register**

Register name: NZ\_PWR\_MASK

Page: 0x1800 Address: 0x06

BIT 15				BIT 8			
nz_pwr_mask (15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
nz_pwr_mask (7:0)							
0	0	0	0	0	0	0	0

**nz\_pwr\_mask(15:0)** :Used with the rdudz\_sens\_ena and selects the noise bits to be added to the ADC input sample when asserted.

### 8.4.3.8 RECV\_PMETER\_SYNC Register

**Register name: RECV\_PMETER\_SYNC**
**Page: 0x1800    Address: 0x07**

BIT 15				BIT 8			
recv_pmeter0_ena	ssel_recv_pmeter0(2:0)			recv_pmeter1_ena	ssel_recv_pmeter1(2:0)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
recv_pmeter2_ena	ssel_recv_pmeter2(2:0)			recv_pmeter3_ena	ssel_recv_pmeter3(2:0)		
0	0	0	0	0	0	0	0

**recv\_pmeter0\_ena** : Enables the Receive Input Interface pmeter0 block when set

**recv\_pmeter1\_ena** : Enables the Receive Input Interface pmeter1 block when set

**recv\_pmeter2\_ena** : Enables the Receive Input Interface pmeter2 block when set

**recv\_pmeter3\_ena** : Enables the Receive Input Interface pmeter3 block when set

**ssel\_recv\_pmeter0(2:0)** : Selects the sync source for the Receive Input Interface pmeter0 block

**ssel\_recv\_pmeter1(2:0)** : Selects the sync source for the Receive Input Interface pmeter1 block

**ssel\_recv\_pmeter2(2:0)** : Selects the sync source for the Receive Input Interface pmeter2 block

**ssel\_recv\_pmeter3(2:0)** : Selects the sync source for the Receive Input Interface pmeter3 block

**8.4.3.9 RECV\_PMETER0\_SQR\_SUM\_LSB Register**

Register name: RECV\_PMETER0\_SQR\_SUM\_LSB Page: 0x1800 Address: 0x08

BIT 15							BIT 8
recv_pmeter0_sqr_sum (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter0_sqr_sum (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter0\_sqr\_sum(15:0)** :The `sqr_sum` register controls the number of samples to accumulate for a power measurement.  $I_a$  is (or  $I_a$  &  $Q_a$  if complex mode is selected are) squared and accumulated. Eight  $I_a$  samples (or eight sample pairs of  $I_a$  and  $Q_a$  samples) equal to one `sqr_sum` count. The accumulation interval is initiated when the sync is asserted and the programmed  $(8 \cdot \text{sync\_delay} + 2)$  samples has expired or when the interval start time is reached. When the  $(8 \cdot \text{sqr\_sum} + 1)$  sample time is reached, the accumulated powers are made available for MPU access and an interrupt is generated.

**8.4.3.10 RECV\_PMETER0\_STRT\_INTRVL\_LSB Register**

Register name: RECV\_PMETER0\_STRT\_INTRVL\_LSB Page: 0x1800 Address: 0x09

BIT 15							BIT 8
recv_pmeter0_strt_intrvl (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter0_strt_intrvl (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter0\_strt\_intrvl(15:0)** :The start interval timer is the interval over which the `sqr_sum` is restarted. The timer value is  $(8 \cdot \text{strt\_intrvl} + 1)$  samples and must be larger than  $(8 \cdot \text{sqr\_sum} + 1)$  samples. The interval start counter and RMS power accumulation is started at the sync pulse after the programmed delay and every time the `STRT_INTRVL` counter reaches its limit.

**8.4.3.11 RECV\_PMETER0\_SYNC\_DLY Register**

Register name: RECV\_PMETER0\_SYNC\_DLY

Page: 0x1800

Address: 0x0A

BIT 15						BIT 8	
delay_line_0(5:0)						unused	recv_pmeter0_sync_delay(8)
0	0	0	0	0	0	0	0

BIT 7						BIT 0	
recv_pmeter0_sync_delay (7:0)							
0	0	0	0	0	0	0	0

**delay\_line\_0(5:0)** : Pointer offset for the rxin\_a path variable delay line. Larger values result in larger pointer offsets and therefore more path delay.

**recv\_pmeter0\_sync\_delay(8:0)** : Programmable start delay from sync, in eight sample units. The actual value is (8\*sync\_delay + 2) samples.

**8.4.3.12 RECV\_PMETER0\_CONFIG Register**

Register name: RECV\_PMETER0\_CONFIG

Page: 0x1800

Address: 0x0B

BIT 15					BIT 8		
recv_pmeter0_sqr_sum(20:16)					recv_pmeter0_strt_intrvl(20:18)		
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
recv_pmeter0_strt_intrvl(17:16)	unused	unused	unused	ssel_delay_line_0(2:0)			
0	0	0	0	0	0	0	0

**recv\_pmeter0\_sqr\_sum(20:16)** : MSBs of sqr\_sum value, in 8 sample units

**recv\_pmeter0\_strt\_intrvl(20:16)** : MSBs of start interval value, in 8 sample units.

**ssel\_delay\_line\_0(2:0)** : Sync source selection for the 64 sample delay line pointer value update

**8.4.3.13 RECV\_PMETER1\_SQR\_SUM\_LSB Register**

Register name: RECV\_PMETER1\_SQR\_SUM\_LSB

Page: 0x1800

Address: 0x0C

BIT 15						BIT 8	
recv_pmeter1_sqr_sum (15:8)							
0	0	0	0	0	0	0	0

BIT 7						BIT 0	
recv_pmeter1_sqr_sum (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter1\_sqr\_sum(15:0)** : Lower 16 bits of the sqr\_sum interval timer, in 8-sample units.

**8.4.3.14 RECV\_PMETER1\_STRT\_INTVL\_LSB Register**

Register name: RECV\_PMETER1\_STRT\_INTVL\_LSB Page: 0x1800 Address: 0x0D

BIT 15							BIT 8
recv_pmeter1_strt_intrvl (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter1_strt_intrvl (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter1\_strt\_intrvl(15:0)** : Lower 16 bits of the interval timer, in 8-sample units.

**8.4.3.15 RECV\_PMETER1\_SYNC\_DLY Register**

Register name: RECV\_PMETER1\_SYNC\_DLY Page: 0x1800 Address: 0x0E

BIT 15							BIT 8
delay_line_1(5:0)						unused	recv_pmeter1_sync_delay(8)
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter1_sync_delay (7:0)							
0	0	0	0	0	0	0	0

**delay\_line\_1(5:0)** : Pointer offset for the rxin\_b path variable delay line. Larger values result in larger pointer offsets and therefore more path delay

**recv\_pmeter1\_sync\_delay(8:0)** : Programmable start delay from sync, in 8 sample units.



**8.4.3.16 RECV\_PMETER1\_CONFIG Register**

Register name: RECV\_PMETER1\_CONFIG

Page: 0x1800

Address: 0x0F

BIT 15					BIT 8		
recv_pmeter1_sqr_sum(20:16)					recv_pmeter1_strt_intrvl(20:18)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
recv_pmeter1_strt_intrvl(17:16)	unused	unused	unused	ssel_delay_line_1(2:0)			
0	0	0	0	0	0	0	0

**recv\_pmeter1\_sqr\_sum(20:16)** :MSBs of sqr\_sum value, in 8 sample units.

**recv\_pmeter1\_strt\_intrvl(20:16)** :MSBs of start interval value, in 8 sample units.

**ssel\_delay\_line\_1(2:0)** : Sync source selection for the 64 sample delay line pointer value update

**8.4.3.17 RECV\_PMETER2\_SQR\_SUM\_LSB Register**

Register name: RECV\_PMETER2\_SQR\_SUM\_LSB

Page: 0x1800

Address: 0x10

BIT 15					BIT 8		
recv_pmeter2_sqr_sum (15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
recv_pmeter2_sqr_sum (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter2\_sqr\_sum(15:0)** :Lower 16 bits of the sqr\_sum interval timer, in 8-sample units.

**8.4.3.18 RECV\_PMETER2\_STRT\_INTVL\_LSB Register**

Register name: RECV\_PMETER2\_STRT\_INTVL\_LSB Page: 0x1800 Address: 0x11

BIT 15							BIT 8
recv_pmeter2_strt_intrvl (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter2_strt_intrvl (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter2\_strt\_intrvl(15:0)** : Lower 16 bits of the interval timer, in 8-sample units.

**8.4.3.19 RECV\_PMETER2\_SYNC\_DLY Register**

Register name: RECV\_PMETER2\_SYNC\_DLY Page: 0x1800 Address: 0x12

BIT 15							BIT 8
delay_line_2(5:0)						unused	recv_pmeter2_sync_delay(8)
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter2_sync_delay (7:0)							
0	0	0	0	0	0	0	0

**delay\_line\_2(5:0)** : Pointer offset for the rxin\_c path variable delay line. Larger values result in larger pointer offsets and therefore more path delay.

**recv\_pmeter2\_sync\_delay (8:0)** : Programmable start delay from sync, in 8 sample units.

**8.4.3.20 RECV\_PMETER2\_CONFIG Register**

Register name: RECV\_PMETER2\_CONFIG Page: 0x1800 Address: 0x13

BIT 15					BIT 8		
recv_pmeter2_sqr_sum(20:16)				recv_pmeter2_strt_intrvl(20:18)			
0	0	0	0	0	0	0	0
BIT 7					BIT 0		
recv_pmeter2_strt_intrvl(17:16)	unused	unused	unused	ssel_delay_line_2(2:0)			
0	0	0	0	0	0	0	0

**recv\_pmeter2\_sqr\_sum(20:16)** : MSBs of sqr\_sum value, in 8 sample units.

**recv\_pmeter2\_strt\_intrvl(20:16)** : MSBs of start interval value, in 8 sample units.

**ssel\_delay\_line\_2(2:0)** : Sync source selection for the 64 sample delay line pointer value update.

**8.4.3.21 RECV\_PMETER3\_SQR\_SUM\_LSB Register**

Register name: RECV\_PMETER3\_SQR\_SUM\_LSB

Page: 0x1800

Address: 0x14

BIT 15							BIT 8
recv_pmeter3_sqr_sum (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter3_sqr_sum (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter3\_sqr\_sum(15:0)** : Lower 16 bits of the sqr\_sum interval timer, in 8-sample units.

**8.4.3.22 RECV\_PMETER3\_STRT\_INTVL\_LSB Register**

Register name: RECV\_PMETER3\_STRT\_INTVL\_LSB

Page: 0x1800

Address: 0x15

BIT 15							BIT 8
recv_pmeter3_strt_intrvl (15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter3_strt_intrvl (7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter3\_strt\_intrvl(15:0)** : Lower 16 bits of the interval timer, in 8-sample units.

**8.4.3.23 RECV\_PMETER3\_SYNC\_DLY Register**

Register name: RECV\_PMETER3\_SYNC\_DLY

Page: 0x1800

Address: 0x16

BIT 15							BIT 8
delay_line_3(5:0)						unused	recv_pmeter3_sync_delay(8)
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter3_sync_delay (7:0)							
0	0	0	0	0	0	0	0

**delay\_line\_3(5:0)** : Pointer offset for the rxin\_d path variable delay line. Larger values result in larger pointer offsets and therefore more path delay.

**recv\_pmeter3\_sync\_delay(8:0)** : Programmable start delay from sync, in 8 sample units.

**8.4.3.24 RECV\_PMETER3\_CONFIG Register**

Register name: RECV\_PMETER3\_CONFIG

Page: 0x1800 Address: 0x17

BIT 15					BIT 8		
recv_pmeter3_sqr_sum(20:16)					recv_pmeter3_strt_intrvl(20:18)		
0	0	0	0	0	0	0	0
BIT 7					BIT 0		
recv_pmeter3_strt_intrvl(17:16)	unused	unused	unused	ssel_delay_line_3(2:0)			
0	0	0	0	0	0	0	0

**recv\_pmeter3\_sqr\_sum(20:16)** :MSBs of sqr\_sum value, in 8 sample units

**recv\_pmeter3\_strt\_intrvl(20:16)** :MSBs of start interval value, in 8 sample units

**ssel\_delay\_line\_3(2:0)** : Sync source selection for the 64 sample delay line pointer value update

**8.4.3.25 RECV\_SLF\_TST\_VALUE Register**

Register name: RECV\_SLF\_TST\_VALUE

Page: 0x1800 Address: 0x18

BIT 15					BIT 8		
self_test_constant(15:8)							
0	0	0	0	0	0	0	0
BIT 7					BIT 0		
self_test_constant(7:0)							
0	0	0	0	0	0	0	0

**self\_test\_constant(15:0)** :16-bit constant presented at the test and noise generator output when enabled. Used for test and debug purposes.

**8.4.3.26 RECV\_PMETER0\_LSB Register**

Register name: RECV\_PMETER0\_LSB

Page: 0x1820 Address: 0x00 READ ONLY

BIT 15					BIT 8		
recv_pmeter0(15:8)							
0	0	0	0	0	0	0	0
BIT 7					BIT 0		
recv_pmeter0(7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter0(15:0)** : Lower bits of the power meter 0 measurement

### 8.4.3.27 RECV\_PMETER0\_MID Register

**Register name: RECV\_PMETER0\_MID**
**Page: 0x1820    Address: 0x01    READ ONLY**

BIT 15								BIT 8
recv_pmeter0(31:24)								
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
recv_pmeter0(23:16)								
0	0	0	0	0	0	0	0	

**recv\_pmeter0(31:16) :** Mid bits of the power meter 0 measurement

### 8.4.3.28 RECV\_PMETER0\_LMSB Register

**Register name: RECV\_PMETER0\_LMSB**
**Page: 0x1820    Address: 0x002    READ ONLY**

BIT 15								BIT 8
recv_pmeter0(47:40)								
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
recv_pmeter0(39:32)								
0	0	0	0	0	0	0	0	

**recv\_pmeter0(47:32) :** Lower MSB bits of the power meter 0 measurement

### 8.4.3.29 RECV\_PMETER0\_UMSB Register

**Register name: RECV\_PMETER0\_UMSB**
**Page: 0x1820    Address: 0x003    READ ONLY**

BIT 15							BIT 8	
unused	unused	unused	unused	unused	unused	recv_pmeter0(57:56)		
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
recv_pmeter0(55:48)								
0	0	0	0	0	0	0	0	

**recv\_pmeter0(57:48) :** Upper MSB bits of the power meter 0 measurement

**8.4.3.30 RECV\_PMETER1\_LSB Register**

Register name: RECV\_PMETER1\_LSB

Page: 0x1820 Address: 0x04 READ ONLY

BIT 15							BIT 8
recv_pmeter1(15:8)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
recv_pmeter1(7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter1(15:0)** : Lower bits of the power meter 1 measurement

**8.4.3.31 RECV\_PMETER1\_MID Register**

Register name: RECV\_PMETER1\_MID

Page: 0x1820 Address: 0x05 READ ONLY

BIT 15							BIT 8
recv_pmeter1(31:24)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
recv_pmeter1(23:16)							
0	0	0	0	0	0	0	0

**recv\_pmeter1(31:16)** : Mid bits of the power meter 1 measurement

**8.4.3.32 RECV\_PMETER1\_LMSB Register**

Register name: RECV\_PMETER1\_LMSB

Page: 0x1820 Address: 0x06 READ ONLY

BIT 15							BIT 8
recv_pmeter1(47:40)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
recv_pmeter1(39:32)							
0	0	0	0	0	0	0	0

**recv\_pmeter1(47:32)** : Lower MSB bits of the power meter 1 measurement

**8.4.3.33 RECV\_PMETER1\_UMSB Register**

Register name: RECV\_PMETER1\_UMSB

Page: 0x1820 Address: 0x07 READ ONLY

BIT 15						BIT 8	
unused	unused	unused	unused	unused	unused	recv_pmeter1(57:56)	
0	0	0	0	0	0	0	0

BIT 7						BIT 0	
recv_pmeter1(55:48)							
0	0	0	0	0	0	0	0

**recv\_pmeter1(57:48)** : Upper MSB bits of the power meter 1 measurement

**8.4.3.34 RECV\_PMETER2\_LSB Register**

Register name: RECV\_PMETER2\_LSB

Page: 0x1820 Address: 0x08 READ ONLY

BIT 15						BIT 8	
recv_pmeter2(15:8)							
0	0	0	0	0	0	0	0

BIT 7						BIT 0	
recv_pmeter2(7:0)							
0	0	0	0	0	0	0	0

**recv\_pmeter2(15:0)** : Lower bits of the power meter 2 measurement

**8.4.3.35 RECV\_PMETER2\_MID Register**

Register name: RECV\_PMETER2\_MID

Page: 0x1820 Address: 0x09 READ ONLY

BIT 15						BIT 8	
recv_pmeter2(31:24)							
0	0	0	0	0	0	0	0

BIT 7						BIT 0	
recv_pmeter2(23:16)							
0	0	0	0	0	0	0	0

**recv\_pmeter2(31:16)** : Mid bits of the power meter 2 measurement

**8.4.3.36 RECV\_PMETER2\_LMSB Register**

Register name: RECV\_PMETER2\_LMSB

Page: 0x1820 Address: 0x0A READ ONLY

BIT 15							BIT 8
recv_pmeter2(47:40)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter2(39:32)							
0	0	0	0	0	0	0	0

**recv\_pmeter2(47:32)** : Lower MSB bits of the power meter 2 measurement

**8.4.3.37 RECV\_PMETER2\_UMSB Register**

Register name: RECV\_PMETER2\_UMSB

Page: 0x1820 Address: 0x0B READ ONLY

BIT 15							BIT 8
unused	unused	unused	unused	unused	unused	recv_pmeter2(57:56)	
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter2(55:48)							
0	0	0	0	0	0	0	0

**recv\_pmeter2(57:48)** : Upper MSB bits of the power meter 2 measurement



### 8.4.3.38 RECV\_PMETER3\_LSB Register

**Register name: RECV\_PMETER3\_LSB**
**Page: 0x1820 Address: 0x0C READ ONLY**

BIT 15							BIT 8
recv_pmeter3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
0	0	0	0	0	0	0	0

**recv\_pmeter3(15:0)** : Lower bits of the power meter 3 measurement

### 8.4.3.39 RECV\_PMETER3\_MID Register

**Register name: RECV\_PMETER3\_MID**
**Page: 0x1820 Address: 0x0D READ ONLY**

BIT 15							BIT 8
recv_pmeter3(31:24)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter3(23:16)							
0	0	0	0	0	0	0	0

**recv\_pmeter3(31:16)** : Mid bits of the power meter 3 measurement

### 8.4.3.40 RECV\_PMETER3\_LMSB Register

**Register name: RECV\_PMETER3\_LMSB**
**Page: 0x1820 Address: 0x0E READ ONLY**

BIT 15							BIT 8
recv_pmeter3(47:40)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
recv_pmeter3(39:32)							
0	0	0	0	0	0	0	0

**recv\_pmeter3(47:32)** : Lower MSB bits of the power meter 3 measurement

**8.4.3.41 RECV\_PMETER3\_UMSB Register**

Register name: RECV\_PMETER3\_UMSB

Page: 0x1820 Address: 0x0F READ\_ONLY

BIT 15						BIT 8	
unused	unused					recv_pmeter3(57:56)	
0	0	0	0	0	0	0	0
BIT 7						BIT 0	
recv_pmeter3(55:48)							
0	0	0	0	0	0	0	0

**recv\_pmeter3(57:48)** : Upper MSB bits of the power meter 3 measurement

**8.4.4 Receive AGC Controls**

**8.4.4.1 RAGC\_CONFIG0 Register**

Register name: RAGC\_CONFIG0

Page: 0x1840 Address: 0x00

BIT 15						BIT 8	
hp_ena_0	hp_ena_1	hp_ena_2	hp_ena_3	sd_ena_0	sd_ena_1	sd_ena_2	sd_ena_3
0	0	0	0	0	0	0	0
BIT 7						BIT 0	
ragc_bypass_0	ragc_bypass_1	ragc_bypass_2	ragc_bypass_3	unused	unused	unused	unused
0	0	0	0	0	0	0	0

**hp\_ena\_X** : Enables the high pass filter in receive AGC X when set.

**sd\_ena\_X** : Enables the Signal Detect block in receive AGC X when set.

**ragc\_bypass\_X** : Bypasses the receive AGC X block when set.

### 8.4.4.2 RAGC\_CONFIG1 Register

Register name: RAGC\_CONFIG1

Page: 0x1840 Address: 0x01

BIT 15				BIT 8			
ragc_freeze_0	ragc_freeze_1	ragc_freeze_2	ragc_freeze_3	ragc_clear_0	ragc_clear_1	ragc_clear_2	ragc_clear_3
0	0	0	0	0	0	0	0

BIT 7			BIT 0			
complex01	complex23	ssel_ragc_interval_0(2:0)		ssel_ragc_interval_1(2:0)		
0	0	0	0	0	0	0

**ragc\_freeze\_X** : Freezes the receive AGC block when set.

**ragc\_clear\_X** : Clears the loop error accumulator when set.

**complex01** : When set, receive AGC 0 uses complex input with the second sample stream coming from receive AGC 1. The clip detect, high pass, and squarer from receive AGC 1 are used to generate inputs for receive AGC 0.

**complex23** : When set, receive AGC 2 uses complex input with the second sample stream coming from receive AGC 3. The clip detect, high pass, and squarer from receive AGC 3 are used to generate inputs for receive AGC 2.

**ssel\_ragc\_interval\_0(2:0)** : Selects the sync source for receive AGC 0. After a programmed delay from sync, the interval update timer is started.

**ssel\_ragc\_interval\_1(2:0)** : Selects the sync source for receive AGC 1. After a programmed delay from sync, the interval update timer is started.

### 8.4.4.3 RAGC\_CONFIG2 Register

Register name: RAGC\_CONFIG2

Page: 0x1840 Address: 0x02

BIT 15				BIT 8			
ssel_ragc_freeze_0(2:0)		ssel_ragc_freeze_1(2:0)		ssel_ragc_freeze_2(2:1)			
0	0	0	0	0	0	0	0

BIT 7			BIT 0			
ssel_ragc_freeze_2(0)	ssel_ragc_freeze_3(2:0)		unused	ssel_ragc_interval_2(2:0)		
0	0	0	0	0	0	0

**ssel\_ragc\_freeze\_X(2:0)** : Selects the sync source that will freeze the receive AGC loop when asserted.

**ssel\_ragc\_interval\_2(2:0)** : Selects the sync source for receive AGC 2. After a programmed delay from sync, the interval update timer is started.

**8.4.4.4 RAGC\_CONFIG3 Register**

Register name: RAGC\_CONFIG3

Page: 0x1840 Address: 0x03

BIT 15				BIT 8			
ssel_ragc_clear_0(2:0)			ssel_ragc_clear_1(2:0)			ssel_ragc_clear_2(2:1)	
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
ssel_ragc_clear_2(0)	ssel_ragc_clear_3(2:0)			unused	ssel_ragc_interval_3(2:0)		
0	0	0	0	0	0	0	0

**ssel\_ragc\_clear\_X(2:0)** :Controls the selection of the sync that will clear the receive AGC error accumulator.

**ssel\_ragc\_interval\_3(2:0)** :Selects the sync source for receive AGC 3. After a programmed delay from sync, the interval update timer is started.

**8.4.4.5 RAGC0\_INTEGINVL\_LSB Register**

Register name: RAGC0\_INTEGINVL\_LSB

Page: 0x1840 Address: 0x04

BIT 15				BIT 8			
integ_interval_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
integ_interval_0(7:0)							
0	0	0	0	0	0	0	0

**integ\_interval\_0(15:0)** :The 16 LSBs of the integration time for receive AGC 0.

**8.4.4.6 RAGC0\_INTEGINVL\_MSB Register**

Register name: RAGC0\_INTEGINVL\_MSB

Page: 0x1840 Address: 0x05

BIT 15				BIT 8			
ragc_update_0(7:0)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
integ_interval_0(23:16)							
0	0	0	0	0	0	0	0

**ragc\_update\_0(7:0)** :Sets the number of receive AGC updates per sync event (0x00 is infinite).

**integ\_interval\_0(23:16)** :The eight MSBs of the integration time for receive AGC 0.

### 8.4.4.7 RAGC0\_CONFIG0 Register

Register name: RAGC0\_CONFIG0

Page: 0x1840 Address: 0x06

BIT 15						BIT 8	
ragc_sync_delay_0(7:0)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
hp_corner_0(2:0)			acc_shift_0(4:0)				
0	0	0	0	0	0	0	0

**ragc\_sync\_delay\_0(7:0)** : The input sync to the receive AGC block is delayed by this number of samples.

**hp\_corner\_0(2:0)** : Sets the corner frequency of the high pass filter. Larger values result in higher corner frequencies

**acc\_shift\_0(4:0)** : Selects the integrated power measurements result bits to be used as the error lookup table address. A larger number means fewer samples will have to be integrated to achieve the same result.

### 8.4.4.8 RAGC0\_CONFIG1 Register

Register name: RAGC0\_CONFIG1

Page: 0x1840 Address: 0x07

BIT 15						BIT 8	
acc_offset_0(5:0)						err_shift_0(4:3)	
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
err_shift_0(2:0)			delay_adj_0(4:0)				
0	0	0	0	0	0	0	0

**acc\_offset\_0(5:0)** : Constant subtracted from the integrated power measurement result before the error lookup table.

**err\_shift\_0(4:0)** : Adjusts the loop gain by controlling the amount of shifting applied to the error lookup table output. Larger values result in higher gain.

**delay\_adj\_0(4:0)** : Sets the delay difference, in samples, between the DVGA outputs and the value applied to the sample multiplier.

**8.4.4.9 RAGC0\_SD\_THRESH Register**

Register name: RAGC0\_SD\_THRESH

Page: 0x1840 Address: 0x08

BIT 15							BIT 8
sd_thresh_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_thresh_0(7:0)							
0	0	0	0	0	0	0	0

**sd\_thresh\_0(15:0)** : This is the threshold used by the signal detect block to determine if there is signal on the inputs. The comparison is done to the output of the squarer block, which is a 32-bit word. Because of this, these bits are aligned with bits 24 down to 8 of the 32-bit squared value.

**8.4.4.10 RAGC0\_SD\_TIMER Register**

Register name: RAGC0\_SD\_TIMER

Page: 0x1840 Address: 0x09

BIT 15							BIT 8
sd_timer_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_timer_0(7:0)							
0	0	0	0	0	0	0	0

**sd\_timer\_0(15:0)** : Qualification window timer for loss of input signal.

**8.4.4.11 RAGC0\_SD\_SAMPLES Register**

Register name: RAGC0\_SD\_SAMPLES

Page: 0x1840 Address: 0x0A

BIT 15							BIT 8
sd_samples_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_samples_0(7:0)							
0	0	0	0	0	0	0	0

**sd\_samples\_0(15:0)** : Number of samples that must be below the sd\_thresh\_X within the sd\_timer\_X timer value for the loss of signal condition to occur.

**8.4.4.12 RAGC0\_CLIP\_HITHRESH Register**

Register name: RAGC0\_CLIP\_HITHRESH

Page: 0x1840 Address: 0x0B

BIT 15							BIT 8
clip_hi_thresh_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_thresh_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_thresh\_0(15:0)** : The high threshold value for clip detection.

**8.4.4.13 RAGC0\_CLIP\_LOTHRESH Register**

Register name: RAGC0\_CLIP\_LOTHRESH

Page: 0x1840 Address: 0x0C

BIT 15							BIT 8
clip_lo_thresh_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_thresh_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_thresh\_0(15:0)** : The low threshold value for clip detection.

**8.4.4.14 RAGC0\_CLIP\_HITIMER Register**

Register name: RAGC0\_CLIP\_HITIMER

Page: 0x1840 Address: 0x0D

BIT 15							BIT 8
clip_hi_timer_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_timer_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_timer\_0(15:0)** : The high timer value in Samples

**8.4.4.15 RAGC0\_CLIP\_LOTIMER Register**

Register name: RAGC0\_CLIP\_LOTIMER

Page: 0x1840 Address: 0x0E

BIT 15							BIT 8
clip_lo_timer_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_timer_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_timer\_0(15:0)** : The low timer value in Samples.

**8.4.4.16 RAGC0\_CLIP\_SAMPLES Register**

Register name: RAGC0\_CLIP\_SAMPLES

Page: 0x1840 Address: 0x0F

BIT 15							BIT 8
clip_hi_samples_0(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_samples_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_samples\_0(7:0)** : Number of samples above the high threshold within the clip high time to enable the clip event.

**clip\_lo\_samples\_0(7:0)** : Number of samples below the low threshold within the clip low time to disable the clip event.

**8.4.4.17 RAGC0\_CLIP\_ERROR Register**

Register name: RAGC0\_CLIP\_ERROR

Page: 0x1840 Address: 0x10

BIT 15							BIT 8
clip_error_0(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_error_0(7:0)							
0	0	0	0	0	0	0	0

**clip\_error\_0(15:0)** : This is the error value that is added into the loop accumulator when a clip is detected.



**8.4.4.18 RAGC1\_INTEGINVL\_LSB Register**

Register name: RAGC1\_INTEGINVL\_LSB

Page: 0x1840 Address: 0x11

BIT 15							BIT 8
integ_interval_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_1(7:0)							
0	0	0	0	0	0	0	0

**integ\_interval\_1(15:0)** : The LSBs of the integration time for receive AGC 1

**8.4.4.19 RAGC1\_INTEGINVL\_MSB Register**

Register name: RAGC1\_INTEGINVL\_MSB

Page: 0x1840 Address: 0x12

BIT 15							BIT 8
ragc_update_1(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_1(23:16)							
0	0	0	0	0	0	0	0

**ragc\_update\_1(7:0)** : Sets the number of receive AGC updates per sync event (0x00 is infinite).

**integ\_interval\_1(23:16)** : The MSBs of the integration time for receive AGC 1

**8.4.4.20 RAGC1\_CONFIG0 Register**

Register name: RAGC1\_CONFIG0

Page: 0x1840 Address: 0x13

BIT 15							BIT 8
ragc_sync_delay_1(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
hp_corner_1(2:0)				acc_shift_1(4:0)			
0	0	0	0	0	0	0	0

**ragc\_sync\_delay\_1(7:0)** : The input sync to the receive AGC block is delayed by this value of samples.

**hp\_corner\_1(2:0)** : This sets the corner frequency of the High Pass filter. Larger values result in higher corner frequencies.

**acc\_shift\_1(4:0)** : Selects the integrated power measurements result bits to be used as the error lookup table address. A larger number means fewer samples will have to be integrated to achieve the same result.

**8.4.4.21 RAGC1\_CONFIG1 Register**

Register name: RAGC1\_CONFIG1

Page: 0x1840 Address: 0x14

BIT 15						BIT 8	
acc_offset_1(5:0)						err_shift_1(4:3)	
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
err_shift_1(2:0)			delay_adj_1(4:0)				
0	0	0	0	0	0	0	0

**acc\_offset\_1(5:0)** : Constant subtracted from the integrated power measurement result before the error lookup table

**err\_shift\_1(4:0)** : Controls the loop gain by left shifting the error output. Larger values result in higher gain.

**delay\_adj\_1(4:0)** : Sets the delay difference, in samples, between the DVGA outputs and the value applied to the sample multiplier.

**8.4.4.22 RAGC1\_SD\_THRESH Register**

Register name: RAGC1\_SD\_THRESH

Page: 0x1840 Address: 0x15

BIT 15						BIT 8	
sd_thresh_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
sd_thresh_1(7:0)							
0	0	0	0	0	0	0	0

**sd\_thresh\_1(15:0)** : This is the threshold used by the Signal Detect block to determine if there is signal on the inputs. The comparison is done to the output of the squarer block, which is a 32-bit word. Because of this, these bits are aligned with bits 24 down to 8 of the 32-bit squared value.

**8.4.4.23 RAGC1\_SD\_TIMER Register**

Register name: RAGC1\_SD\_TIMER

Page: 0x1840 Address: 0x16

BIT 15						BIT 8	
sd_timer_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
sd_timer_1(7:0)							
0	0	0	0	0	0	0	0

**sd\_timer\_1(15:0)** : After the first no signal sample occurs, this is the amount of samples that control the length of time to determine the loss of signal condition.

**8.4.4.24 RAGC1\_SD\_SAMPLES Register**
**Register name: RAGC1\_SD\_SAMPLES**
**Page: 0x1840 Address: 0x17**

BIT 15							BIT 8
sd_samples_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_samples_1(7:0)							
0	0	0	0	0	0	0	0

**sd\_samples\_1(15:0)** :Number of samples that must be below the sd\_thresh\_X threshold within the sd\_timer\_X timer value for the loss of signal condition to occur.

**8.4.4.25 RAGC1\_CLIP\_HITHRESH Register**
**Register name: RAGC1\_CLIP\_HITHRESH**
**Page: 0x1840 Address: 0x18**

BIT 15							BIT 8
clip_hi_thresh_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_thresh_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_thresh\_1(15:0)** : The high threshold value for clip detection.

**8.4.4.26 RAGC1\_CLIP\_LOTHRESH Register**
**Register name: RAGC1\_CLIP\_LOTHRESH**
**Page: 0x1840 Address: 0x19**

BIT 15							BIT 8
clip_lo_thresh_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_thresh_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_thresh\_1(15:0)** The low threshold value for clip detection.

**8.4.4.27 RAGC1\_CLIP\_HITIMER Register**

Register name: RAGC1\_CLIP\_HITIMER

Page: 0x1840 Address: 0x1A

BIT 15							BIT 8
clip_hi_timer_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_timer_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_timer\_1(15:0)** : The high timer value in samples.

**8.4.4.28 RAGC1\_CLIP\_LOTIMER Register**

Register name: RAGC1\_CLIP\_LOTIMER

Page: 0x1840 Address: 0x1B

BIT 15							BIT 8
clip_lo_timer_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_timer_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_timer\_1(15:0)** : The low timer value in samples.

**8.4.4.29 RAGC1\_CLIP\_SAMPLES Register**

Register name: RAGC1\_CLIP\_SAMPLES

Page: 0x1840 Address: 0x1C

BIT 15							BIT 8
clip_hi_samples_1(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_samples_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_samples\_1(7:0)** : Number of samples above the high threshold within the clip high time to enable the clip event.

**clip\_lo\_samples\_1(7:0)** : Number of samples below the low threshold within the clip low time to disable the clip event.

**8.4.4.30 RAGC1\_CLIP\_ERROR Register**

Register name: RAGC1\_CLIP\_ERROR

Page: 0x1840 Address: 0x1D

BIT 15							BIT 8
clip_error_1(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_error_1(7:0)							
0	0	0	0	0	0	0	0

**clip\_error\_1(15:0)** : This is the error value that is added into the loop accumulator when a clip is detected.

**8.4.4.31 RAGC2\_INTEGINVL\_LSB Register**

Register name: RAGC2\_INTEGINVL\_LSB

Page: 0x1840 Address: 0x1E

BIT 15							BIT 8
integ_interval_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_2(7:0)							
0	0	0	0	0	0	0	0

**integ\_interval\_2(15:0)** : The LSBs of the integration time for receive AGC 2

**8.4.4.32 RAGC2\_INTEGINVL\_MSB Register**

Register name: RAGC2\_INTEGINVL\_MSB

Page: 0x1840 Address: 0x1F

BIT 15							BIT 8
ragc_update_2(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_2(23:16)							
0	0	0	0	0	0	0	0

**ragc\_update\_2(7:0)** : Sets the number of receive AGC updates per sync event (0x00 is infinite).

**integ\_interval\_2(23:16)** : The MSBs of the integration time for receive AGC 2

**8.4.4.33 RAGC2\_CONFIG0 Register**

Register name: RAGC2\_CONFIG0

Page: 0x1860 Address: 0x00

BIT 15							BIT 8
ragc_sync_delay_2(7:0)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
hp_corner_2(2:0)			acc_shift_2(4:0)				
0	0	0	0	0	0	0	0

**ragc\_sync\_delay\_2(7:0)** : The input sync to the receive AGC block is delayed by this value of samples.

**hp\_corner\_2(2:0)** : This sets the corner frequency of the High Pass filter. Larger values result in higher corner frequencies.

**acc\_shift\_2(4:0)** : Selects the integrated power measurements result bits to be used as the error lookup table address. A larger number means fewer samples will have to be integrated to achieve the same result.

**8.4.4.34 RAGC2\_CONFIG1 Register**

Register name: RAGC2\_CONFIG1

Page: 0x1860 Address: 0x01

BIT 15							BIT 8
acc_offset_2(5:0)						err_shift_2(4:3)	
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
err_shift_2(2:0)			delay_adj_2(4:0)				
0	0	0	0	0	0	0	0

**acc\_offset\_2(5:0)** : Constant subtracted from the integrated power measurement result before the error lookup table.

**err\_shift\_2(4:0)** : Controls the loop gain by left shifting the error output. Larger values result in higher gain..

**delay\_adj\_2(4:0)** : Sets the delay difference, in samples, between the DVGA outputs and the value applied to the sample multiplier.

**8.4.4.35 RAGC2\_SD\_THRESH Register**
**Register name: RAGC2\_SD\_THRESH**
**Page: 0x1860 Address: 0x02**

BIT 15							BIT 8
sd_thresh_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_thresh_2(7:0)							
0	0	0	0	0	0	0	0

**sd\_thresh\_2(15:0)** : This is the threshold used by the Signal Detect block to determine if there is signal on the inputs. The comparison is done to the output of the squarer block, which is a 32-bit word. Because of this, these bits are aligned with bits 24 down to 8 of the 32-bit squared value.

**8.4.4.36 RAGC2\_SD\_TIMER Register**
**Register name: RAGC2\_SD\_TIMER**
**Page: 0x1860 Address: 0x03**

BIT 15							BIT 8
sd_timer_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_timer_2(7:0)							
0	0	0	0	0	0	0	0

**sd\_timer\_2(15:0)** : After the first no signal sample occurs, this is the amount of samples that control the length of time to determine the loss of signal condition.

**8.4.4.37 RAGC2\_SD\_SAMPLES Register**
**Register name: RAGC2\_SD\_SAMPLES**
**Page: 0x1860 Address: 0x04**

BIT 15							BIT 8
sd_samples_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_samples_2(7:0)							
0	0	0	0	0	0	0	0

**sd\_samples\_2(15:0)** : Number of samples that must be below the sd\_thresh\_X threshold within the sd\_timer\_X timer value for the loss of signal condition to occur.

**8.4.4.38 RAGC2\_CLIP\_HITHRESH Register**

Register name: RAGC2\_CLIP\_HITHRESH

Page: 0x1860 Address: 0x05

BIT 15							BIT 8
clip_hi_thresh_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_thresh_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_thresh\_2(15:0)** : The high threshold value for clip detection.

**8.4.4.39 RAGC2\_CLIP\_LOTHRESH Register**

Register name: RAGC2\_CLIP\_LOTHRESH

Page: 0x1860 Address: 0x06

BIT 15							BIT 8
clip_lo_thresh_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_thresh_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_thresh\_2(15:0)** : The low threshold value for clip detection.

**8.4.4.40 RAGC2\_CLIP\_HITIMER Register**

Register name: RAGC2\_CLIP\_HITIMER

Page: 0x1860 Address: 0x07

BIT 15							BIT 8
clip_hi_timer_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_timer_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_timer\_2(15:0)** : The high timer value in samples



**8.4.4.41 RAGC2\_CLIP\_LOTIMER Register**

Register name: RAGC2\_CLIP\_LOTIMER

Page: 0x1860 Address: 0x08

BIT 15							BIT 8
clip_lo_timer_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_timer_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_timer\_2(15:0)** : The low timer value in samples.

**8.4.4.42 RAGC2\_CLIP\_SAMPLES Register**

Register name: RAGC2\_CLIP\_SAMPLES

Page: 0x1860 Address: 0x09

BIT 15							BIT 8
clip_hi_samples_2(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_samples_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_samples\_2(7:0)** : Number of samples above the high threshold within the clip high time to enable the clip event.

**clip\_lo\_samples\_2(7:0)** : Number of samples below the low threshold within the clip low time to disable the clip event.

**8.4.4.43 RAGC2\_CLIP\_ERROR Register**

Register name: RAGC2\_CLIP\_ERROR

Page: 0x1860 Address: 0x0A

BIT 15							BIT 8
clip_error_2(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_error_2(7:0)							
0	0	0	0	0	0	0	0

**clip\_error\_2(15:0)** : This is the error value that is added into the loop accumulator when a clip is detected.

**8.4.4.44 RAGC3\_INTEGINVL\_LSB Register**

Register name: RAGC3\_INTEGINVL\_LSB

Page: 0x1860 Address: 0x0B

BIT 15							BIT 8
integ_interval_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_3(7:0)							
0	0	0	0	0	0	0	0

**integ\_interval\_3(15:0)** : The LSBs of the integration time for receive AGC 3

**8.4.4.45 RAGC3\_INTEGINVL\_MSB Register**

Register name: RAGC3\_INTEGINVL\_MSB

Page: 0x1860 Address: 0x0C

BIT 15							BIT 8
ragc_update_3(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
integ_interval_3(23:16)							
0	0	0	0	0	0	0	0

**ragc\_update\_3(7:0)** : Sets the number of receive AGC updates per sync event (0x00 is infinite).

**integ\_interval\_3(23:16)** : The MSBs of the integration time for receive AGC 3

**8.4.4.46 RAGC3\_CONFIG0 Register**

Register name: RAGC3\_CONFIG0

Page: 0x1860 Address: 0x0D

BIT 15							BIT 8
ragc_sync_delay_3(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
hp_corner_3(2:0)				acc_shift_3(4:0)			
0	0	0	0	0	0	0	0

**ragc\_sync\_delay\_3(7:0)** : The input sync to the receive AGC block is delayed by this value of samples.

**hp\_corner\_3(2:0)** : This sets the corner frequency of the High Pass filter. Larger values result in higher corner frequencies.

**acc\_shift\_3(4:0)** : Selects the integrated power measurements result bits to be used as the error lookup table address. A larger number means fewer samples will have to be integrated to achieve the same result.

**8.4.4.47 RAGC3\_CONFIG1 Register**

Register name: RAGC3\_CONFIG1

Page: 0x1860 Address: 0x0E

BIT 15						BIT 8	
acc_offset_3(5:0)						err_shift_3(4:3)	
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
err_shift_3(2:0)			delay_adj_3(4:0)				
0	0	0	0	0	0	0	0

**acc\_offset\_3(5:0)** : Constant subtracted from the integrated power measurement result before the error lookup table

**err\_shift\_3(4:0)** : Controls the loop gain by left shifting the error output. Larger values result in higher gain.

**delay\_adj\_3(4:0)** : Sets the delay difference, in samples, between the DVGA outputs and the value applied to the sample multiplier.

**8.4.4.48 RAGC3\_SD\_THRESH Register**

Register name: RAGC3\_SD\_THRESH

Page: 0x1860 Address: 0x0F

BIT 15						BIT 8	
sd_thresh_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
sd_thresh_3(7:0)							
0	0	0	0	0	0	0	0

**sd\_thresh\_3(15:0)** : This is the threshold used by the Signal Detect block to determine if there is signal on the inputs. The comparison is done to the output of the squarer block, which is a 32-bit word. Because of this, these bits are aligned with bits 24 down to 8 of the 32-bit squared value.

**8.4.4.49 RAGC3\_SD\_TIMER Register**

Register name: RAGC3\_SD\_TIMER

Page: 0x1860 Address: 0x10

BIT 15						BIT 8	
sd_timer_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
sd_timer_3(7:0)							
0	0	0	0	0	0	0	0

**sd\_timer\_3(15:0)** : After the first no signal sample occurs, this is the amount of samples that control the length of time to determine the loss of signal condition.

**8.4.4.50 RAGC3\_SD\_SAMPLES Register**

Register name: RAGC3\_SD\_SAMPLES

Page: 0x1860 Address: 0x11

BIT 15							BIT 8
sd_samples_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
sd_samples_3(7:0)							
0	0	0	0	0	0	0	0

**sd\_samples\_3(15:0)** :Number of samples that must be below the sd\_thresh\_X threshold within the sd\_timer\_X timer value for the loss of signal condition to occur.

**8.4.4.51 RAGC3\_CLIP\_HITHRESH Register**

Register name: RAGC3\_CLIP\_HITHRESH

Page: 0x1860 Address: 0x12

BIT 15							BIT 8
clip_hi_thresh_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_thresh_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_thresh\_3(15:0)** : The high threshold value for clip detection.

**8.4.4.52 RAGC3\_CLIP\_LOTHRESH Register**

Register name: RAGC3\_CLIP\_LOTHRESH

Page: 0x1860 Address: 0x13

BIT 15							BIT 8
clip_lo_thresh_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_thresh_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_thresh\_3(15:0)** : The low threshold value for clip detection.

**8.4.4.53 RAGC3\_CLIP\_HITIMER Register**

Register name: RAGC3\_CLIP\_HITIMER

Page: 0x1860 Address: 0x14

BIT 15							BIT 8
clip_hi_timer_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_hi_timer_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_timer\_3(15:0)** : The clip high timer value in samples

**8.4.4.54 RAGC3\_CLIP\_LOTIMER Register**

Register name: RAGC3\_CLIP\_LOTIMER

Page: 0x1860 Address: 0x15

BIT 15							BIT 8
clip_lo_timer_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_timer_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_lo\_timer\_3(15:0)** : The clip low timer value in samples.

**8.4.4.55 RAGC3\_CLIP\_SAMPLES Register**

Register name: RAGC3\_CLIP\_SAMPLES

Page: 0x1860 Address: 0x16

BIT 15							BIT 8
clip_hi_samples_3(7:0)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_lo_samples_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_hi\_samples\_3(7:0)** : Number of samples above the high threshold within the clip high time to enable a clip event.

**clip\_lo\_samples\_3(7:0)** : Number of samples below the low threshold within the clip low time to disable a clip event.

**8.4.4.56 RAGC3\_CLIP\_ERROR Register**

Register name: RAGC3\_CLIP\_ERROR

Page: 0x1860 Address: 0x17

BIT 15							BIT 8
clip_error_3(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
clip_error_3(7:0)							
0	0	0	0	0	0	0	0

**clip\_error\_3(15:0)** : Error value that is added into the loop accumulator when a clip is detected.

**8.4.4.57 RAGC0\_ACCUM\_LSB Register**

Register name: RAGC0\_ACCUM\_LSB

Page: 0x1860 Address: 0x18 READ ONLY

BIT 15							BIT 8
ragc0_accum(15:8)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
ragc0_accum (7:0)							
0	0	0	0	0	0	0	0

**ragc0\_accum(15:0)** : lower 16 bits of the ragc0 error accumulator.

**8.4.4.58 RAGC0\_ACCUM\_MSB Register**

Register name: RAGC0\_ACCUM\_MSB

Page: 0x1860 Address: 0x19 READ ONLY

BIT 15							BIT 8
ragc0_accum(31:24)							
0	0	0	0	0	0	0	0
BIT 7							BIT 0
ragc0_accum (23:16)							
0	0	0	0	0	0	0	0

**ragc0\_accum(31:16)** : upper 16 bits of the ragc0 error accumulator.

### 8.4.4.59 RAGC1\_ACCUM\_LSB Register

**Register name: RAGC1\_ACCUM\_LSB**
**Page: 0x1860 Address: 0x1A READ ONLY**

BIT 15								BIT 8
ragc1_accum(15:8)								
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
ragc1_accum (7:0)								
0	0	0	0	0	0	0	0	

**ragc1\_accum(15:0)** : lower 16 bits of the ragc1 error accumulator.

### 8.4.4.60 RAGC1\_ACCUM\_MSB Register

**Register name: RAGC1\_ACCUM\_MSB**
**Page: 0x1860 Address: 0x1B READ ONLY**

BIT 15								BIT 8
ragc1_accum(31:24)								
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
ragc1_accum (23:16)								
0	0	0	0	0	0	0	0	

**ragc1\_accum(31:16)** : upper 16 bits of the ragc1 error accumulator.

### 8.4.4.61 RAGC2\_ACCUM\_LSB Register

**Register name: RAGC2\_ACCUM\_LSB**
**Page: 0x1860 Address: 0x1C READ ONLY**

BIT 15								BIT 8
ragc2_accum(15:8)								
0	0	0	0	0	0	0	0	
BIT 7								BIT 0
ragc2_accum (7:0)								
0	0	0	0	0	0	0	0	

**ragc2\_accum(15:0)** : lower 16 bits of the ragc2 error accumulator.

**8.4.4.62 RAGC2\_ACCUM\_MSB Register**

Register name: RAGC2\_ACCUM\_MSB

Page: 0x1860 Address: 0x1D READ ONLY

BIT 15							BIT 8
ragc2_accum(31:24)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
ragc2_accum (23:16)							
0	0	0	0	0	0	0	0

**ragc2\_accum(31:16)** : upper 16 bits of the ragc2 error accumulator.

**8.4.4.63 RAGC3\_ACCUM\_LSB Register**

Register name: RAGC3\_ACCUM\_LSB

Page: 0x1860 Address: 0x1E READ ONLY

BIT 15							BIT 8
ragc3_accum(15:8)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
ragc3_accum (7:0)							
0	0	0	0	0	0	0	0

**ragc3\_accum(15:0)** : lower 16 bits of the ragc3 error accumulator.

**8.4.4.64 RAGC3\_ACCUM\_MSB Register**

Register name: RAGC3\_ACCUM\_MSB

Page: 0x1860 Address: 0x1F READ ONLY

BIT 15							BIT 8
ragc3_accum(31:24)							
0	0	0	0	0	0	0	0

BIT 7							BIT 0
ragc3_accum (23:16)							
0	0	0	0	0	0	0	0

**ragc3\_accum(31:16)** : upper 16 bits of the ragc3 error accumulator.



## 8.4.5 DDC Channel Controls

### 8.4.5.1 FIR\_MODE Register

Register name: FIR\_MODE

Page: 0x0%00

Address: 0x00

where:

% = 2×(DDC channel #)+1

BIT 15							BIT 8	
cdma_mode	unused	unused	crastarttap_pfir(4:0)					
0	0	0	0	0	0	0	0	

BIT 7								BIT 0	
crastarttap_cfir(4:0)				unused	unused	unused			
0	0	0	0	0	0	0	0	0	

**cdma\_mode** : When asserted the DDC block is in CDMA mode (2 streams per DDC block).

**crastarttap\_pfir** : These bits define the number of taps that PFIR will use for the filtering.

**crastarttap\_cfir** : These bits define the number of taps that CFIR will use for the filtering.

Formulas for the number of taps, in the different FIR's, using the crastarttap word.

DDC PFIR:  $4 \times (\text{crastarttap\_pfir} + 1)$

DDC PFIR long mode:  $8 \times (\text{crastarttap\_pfir} + 1)$

DDC CFIR:  $2 \times (\text{crastarttap\_cfir} + 1)$

### 8.4.5.2 FIR\_GAIN Register

Register name: FIR\_GAIN

Page: 0x0%00

Address: 0x01

where:

% = 2×(DDC channel #)+1

BIT 15							BIT 8	
pfir_gain(2:0)			unused	unused	unused	unused	unused	
0	0	0	0	0	0	0	0	

BIT 7								BIT 0	
unused	unused	unused	unused	unused	unused	unused	unused		
0	0	0	0	0	0	0	0		

**pfir\_gain(2:0)** : PFIR gain, from 2e-19 to 2e-12 for the receive PFIR. ("000" = 2e-19 and "111" = 2e-12)

**cfir\_gain** : When '0' then the gain of the CFIR is 2e-19, otherwise when set to '1' the gain is 2e-18.

### 8.4.5.3 SQR\_SUM Register

Register name: SQR\_SUM

Page: 0x0%00

Address: 0x02

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_sqr_sum_ddc(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
pmeter_sqr_sum_ddc(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_sqr\_sum\_ddc(15:0):** The *sqr\_sum* register is the number of 4 sample sets to accumulate for a power measurement. In CDMA mode, one sample set is the I & Q of the signal and diversity. Ia & Qa (signal) are each squared and accumulated and Ib & Qb (diversity) are squared and accumulated. In UMTS mode, each I and Q pair are squared and accumulated. 4 samples is equal to one SQR\_SUM count. The count is initiated when the sync is asserted or when the interval start time is reached. When the SQR\_NUM number is reached, the accumulated powers are made available for MPU access and an interrupt is generated.

### 8.4.5.4 STRT\_INTRVL Register

Register name: STRT\_INTRVL

Page: 0x0%00

Address: 0x03

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_sync_delay_ddc(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
pmeter_interval_ddc(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_sync\_delay\_ddc(7:0):** The delay from selected sync source to when the power calculation starts. The actual value is *sync\_delay* + 1.

**pmeter\_interval\_ddc(7:0):** The start interval timer is the interval over which the SQR\_SUM is restarted and must be greater than the SQR\_SUM. **The actual interval is interval +1, and must be greater than the *sqr\_sum* interval.** The interval start counter and RMS power accumulation is started at the sync pulse after the programmed delay and every time the interval counter reaches its limit. This value is in 1024 sample units.

**8.4.5.5 CIC\_MODE1 Register**

Register name: **CIC\_MODE1**

Page: **0x0%00**

Address: **0x04**

where:

% = 2×(DDC channel #)+1

BIT 15					BIT 8		
cic_scale_a(4:0)					cic_scale_b(4:2)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
cic_scale_b(1:0)		cic_gain_ddc	cic_decim(4:0)				
0	0	0	0	0	0	0	0

**cic\_scale\_a(4:0)** : This sets the gain shift at the output of the A channel CIC. 0x00 is no shift, each increment by 1 increases the signal amplitude by 2X.

**cic\_scale\_b(4:0)** : This sets the gain shift at the output of the B channel CIC. 0x00 is no shift, each increment by 1 increases the signal amplitude by 2X.

**cic\_gain\_ddc** : Adds a fixed gain of 12dB at the CIC output when asserted.

**cic\_decim(4:0)** : Sets the CIC decimation rate, where decimation is cic\_decim + 1.

**8.4.5.6 CIC\_MODE2 Register**

Register name: **CIC\_MODE2**

Page: **0x0%00**

Address: **0x05**

where:

% = 2×(DDC channel #)+1

BIT 15					BIT 8		
cic_m2_ena_a(5:0)					cic_m2_ena_b(5:4)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
cic_m2_ena_b(3:0)			unused	unused	unused	unused	
0	0	0	0	0	0	0	0

**cic\_m2\_ena\_a(5:0)** : Programs the A channel CIC fir sections M value to 2 when set, 1 when cleared. cic\_m2\_ena\_a(0) controls the M value for the first comb section and cic\_m2\_ena\_a(5) controls the M value for the last comb section.

**cic\_m2\_ena\_b(5:0)** : Programs the B channel CIC fir sections M value to 2 when set, 1 when cleared. cic\_m2\_ena\_b(0) controls the M value for the first comb section and cic\_m2\_ena\_b(5) controls the M value for the last comb section.

**8.4.5.7 TADJC Register**

Register name: TADJC      Page: 0x0%00      Address: 0x06    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15				BIT 8			
unused	unused	unused	tadj_offset_coarse_a(2:0)			unused	unused
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
unused	tadj_offset_coarse_b(2:0)			unused	unused	unused	unused
0	0	0	0	0	0	0	0

**tadj\_offset\_coarse\_a(2:0)** : This is the coarse time adjustment offset and acts as an offset from the write address in the delay ram. This value affects the A data in the path if CDMA mode is being used. Each LSB is one more offset between input to the course delay block and the output of the course block.

**dj\_offset\_coarse\_b(2:0)** : Effects the B channel in CDMA, just as the above effects the A channel.

**8.4.5.8 TADJF Register**

Register name: TADJF      Page: 0x0%00      Address: 0x07    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15				BIT 8			
tadj_offset_fine_a(2:0)		tadj_offset_fine_b(2:0)			tadj_interp(2:1)		
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
tadj_interp(0)	unused	unused	unused	unused	unused	unused	unused
0	0	0	0	0	0	0	0

**tadj\_offset\_fine\_a(2:0)** : This is the fine adjust (zero stuff offset) value. It adjusts the time delay at the rxclk rate. This value affects the A channel data in the path if CDMA mode is being used.

**tadj\_offset\_fine\_b(2:0)** : Same as above except this value affects the B channel data in CDMA mode.

**tadj\_interp(2:0)** : This is the interpolation (zero stuff) value for the fine time adjust block. Interpolation can be from 1 to 8 (tadj\_interp + 1). This value affects the A and B data in the path if CDMA mode is being used.

### 8.4.5.9 PHASEADD0A Register

**Register name:** PHASEADD0A    **Page:** 0x0%00    **Address:** 0x08    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
**where:**  
 % = 2×(DDC channel #)+1

BIT 15								BIT 8							
phase_add_a(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
phase_add_a(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**phase\_add\_a(15:0)** This 32-bit word is used to control the frequency of the NCO. This value is added to the frequency accumulator every clock cycle (*UMTS mode and Main channel in CDMA mode*).

### 8.4.5.10 PHASEADD1A Register

**Register name:** PHASEADD1A    **Page:** 0x0%00    **Address:** 0x09    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
**where:**  
 % = 2×(DDC channel #)+1

BIT 15								BIT 8							
phase_add_a(31:24)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
phase_add_a(23:16)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**phase\_add\_a(31:16)** : This 32-bit word is used to control the frequency of the NCO. This value is added to the frequency accumulator every clock cycle (*UMTS mode and A channel in CDMA mode*).

### 8.4.5.11 PHASEADD0B Register

**Register name:** PHASEADD0    **Page:** 0x0%00    **Address:** 0x0A    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
**where:**  
 % = 2×(DDC channel #)+1

BIT 15								BIT 8							
phase_add_b(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
phase_add_b(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**phase\_add\_b(15:0)** : This 32-bit word is used to control the frequency of the NCO. This value is added to the frequency accumulator every clock cycle (*B channel in CDMA mode*).

**8.4.5.12 PHASEADD1B Register**

Register name: PHASEADD1B    Page: 0x0%00    Address: 0x0B    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15	phase_add_b(31:24)							BIT 8
0	0	0	0	0	0	0	0	

BIT 7	phase_add_b(23:16)							BIT 0
0	0	0	0	0	0	0	0	

**phase\_add\_b(31:16)** : This 32-bit word is used to control the frequency of the NCO. This value is added to the frequency accumulator every clock cycle (*B channel in CDMA mode*).

**8.4.5.13 PHASE\_OFFSETA Register**

Register name: PHASE\_OFFSETA    Page: 0x0%00    Address: 0x0C    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15	phase_offset_a(15:8)							BIT 8
0	0	0	0	0	0	0	0	

BIT 7	phase_offset_a(7:0)							BIT 0
0	0	0	0	0	0	0	0	

**phase\_offset\_a(15:0)** : This is the fixed phase offset added to the output of the frequency accumulator for sinusoid generation in the NCO. (*UMTS mode and A channel in CDMA mode*).

**8.4.5.14 PHASE\_OFFSETB Register**

Register name: PHASE\_OFFSETB    Page: 0x0%00    Address: 0x0D    **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15	phase_offset_b(15:8)							BIT 8
0	0	0	0	0	0	0	0	

BIT 7	phase_offset_b(7:0)							BIT 0
0	0	0	0	0	0	0	0	

**phase\_offset\_b(15:0)** : This is the fixed phase offset added to the output of the frequency accumulator for sinusoid generation in the NCO. (*B channel in CDMA mode*)

**8.4.5.15 CONFIG1 Register**

Register name: CONFIG1

Page: 0x0%00

Address: 0x0E

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
dither_ena	dither_mask(1:0)		pmeter_sync_disable	ddc_ena	muxed_data	mixer_gain	mpu_ram_read
0	0	0	0	0	0	0	0

BIT 7					BIT 0		
unused	unused	unused	unused	unused	zero_qsample	mux_pos	mux_factor
0	0	0	0	0	0	0	0

**dither\_ena** : This bit controls whether dither is turned on(1) or off(0).

**dither\_mask(1)** : This bit controls the MASKing of the dither word's MSB. (1= MASKed, 0=used in dither word)

**dither\_mask(0)** : This bit controls the MASKing of the dither word's MSB-1. (1= MASKed, 0=used in dither word)

**pmeter\_sync\_disable** : Turns off the sync to the channel power meter. This can be used to individually turn off syncs to a channels power meter while still having syncs to other power meters available.

**ddc\_ena** : When set this turns on the DDC. When cleared, the clocks to this block are turned off. For the DDC blocks used as the second half in the long PFIR configuration, this bit should be cleared.

**muxed\_data** :When asserted the DDC mux block assumes that multiple channels are muxed together on one input data stream. *For factory use only.*

For a 2X muxed stream it would look like: Sa0, Sb0, Sa1, Sb1, Sa2, Sb2 .... etc...

**mixer\_gain** : Adds a fixed 6 dB of gain to the mixer output(before round and limiting) when asserted.

**mpu\_ram\_read** : **(TESTING PURPOSES)** Allows the coefficient RAMs in the PFIR/CFIR to be read out the mpu data bus. Unfortunately, this cannot be done during normal operation and must be done when the state of the output data is not important. **THIS BIT MUST ONLY BE SET DURING THE MPU READ OPERATION AND MUST BE CLEARED FOR NORMAL DDC OPERATION.**

**zero\_qsample** :When asserted, the Q sample into the mixer is held to zero. For UMTS mode at any input rate, and CDMA mode with input rates of rxclk/2 or lower, this bit must be set for real only input data mode (also for muxed input data stream modes). For real only inputs at the full rxclk rate in CDMA mode, the remix\_only bit must be set in the DDCCONFIG1 register.

**mux\_pos** : These bits set the position for selection in the muxed data stream. This value must be less than or equal to the mux\_factor bits.

**mux\_factor** :These two bits set the number of channels in the data stream. 0=1 stream, 1=2 streams. The ch\_rate\_sel bits for the DDC should be programmed to rxclk/2 for the 2 streams mode.

**AFE8406**  
**14-BIT, 85 MSPS DUAL ADC, 8-CHANNEL WIDEBAND RECEIVER**



SLWS168C–MAY 2005–REVISED OCTOBER 2008

www.ti.com

**8.4.5.16 CONFIG2 Register**

Register name: CONFIG2

Page: 0x0%00

Address: 0x0F

where:

% = 2×(DDC channel #)+1

BIT 15							BIT 8	
unused	unused	unused	unused	unused	unused	unused	unused	
0	0	0	0	0	0	0	0	

BIT 7							BIT 0	
unused	unused	ddc_tst_sel(5:0)						
0	0	0	0	0	0	0	0	

**ddc\_tst\_sel(5:0)** : This is the selection of which signal comes out the test bus. When a constant '0' is selected this also reduces power by preventing the data at the input of the tst\_blk from changing. It does not stop the clock however. The 36 bits for the test bus are routed to the rxin\_c, rxin\_d, dvga\_c and dvga\_d pins on the chip.

SYNC on dvga_c(0) AFLAG on dvga_d(5)	ddc_tst_sel(5:0)	Data selected for output (36 bits total) rxin_d(15:0), dvga_c(3:2), rxin_c(15:0), dvga_c(5:4)
N	000000	constant 0
Y	000001	pfir output – (35:18) I and (17:0) Q
Y	000010	cfir output – (35:18) I and (17:0) Q
N	000011	tadj A output – (35:18) I and (17:0) Q
N	000100	tadj B output – (35:18) I and (17:0) Q
N	000101	nco SINE output – (35:20) zeroed (19:0) SINE
N	000110	nco COSINE output – (35:20) zeroed (19:0) COSINE
N	000111	cic output – (35:18) I and (17:0) Q
Y	001000	agc output – (35:11) I and (10:0) Q {full 25b I result and upper 11b Q result}
N	001001	mix A output – (35:18) i*cos-q*sin and (17:0) i*sin+q*cos
N	001010	mix B output – (35:18) i*cos-q*sin and (17:0) i*sin+q*cos
N	001011	DDC MUX A output (35:18) I and (17:0) Q
N	001100	DDC MUX B output (35:18) I and (17:0) Q



**8.4.5.17 AGC\_CONFIG1 Register**

Register name: AGC\_CONFIG1

Page: 0x0%00

Address: 0x10

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
agc_dblw(3:0)				agc_dabv(3:0)			
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
agc_dzro(3:0)				agc_dsat(3:0)			
0	0	0	0	0	0	0	0

**agc\_dblw(3:0)** : The value to shift the gain that is then added to the accumulator when the value of the incoming data \* current gain value is **below** the Threshold.

**agc\_dabv(3:0)** : The value to shift the gain that is then subtracted from the accumulator when the value of the incoming data \* the current gain value is **above** the Threshold.

**agc\_dzro(3:0)** : The value to shift the gain that is then added to the accumulator when the value of the incoming data \* current gain values **consistently equal to zero**. (Usually a smaller number than agc\_dblw).

**agc\_dsat(3:0)** : The value to shift the gain that is then subtracted from the accumulator when the value of the incoming data \* the current gain value is **consistently equal to maximum (saturation)**.

**NOTE:** The larger the number in the above words, the smaller the step size. The above values control the AGC gain shifting (range is from 3 to 18).

**8.4.5.18 AGC\_CONFIG2 Register**

Register name: AGC\_CONFIG2

Page: 0x0%00

Address: 0x11

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
zero_msk(3:0)				agc_rnd(3:0)			
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
agc_thresh(7:0)							
0	0	0	0	0	0	0	0

**zero\_msk(3:0)** : Masks the lower 4 bits of the magnitude of the input signal so that they are counted as zeros.

**agc\_rnd(3:0)** : Determines where to round the output of the AGC; the number of bits output is (18 – agc\_rnd). For example, 0000 is 18 bits.

**agc\_thresh(7:0)** : Threshold for (input \* gain) comparison. This value is compared to the magnitude of the upper 8 bits of the agc output.

**8.4.5.19 AGC\_CONFIG3 Register**

Register name: AGC\_CONFIG3

Page: 0x0%00  
 where:  
 % = 2×(DDC channel #)+1

Address: 0x12

BIT 15				BIT 8			
unused	unused	unused	agc_freeze	agc_max_cnt(3:0)			
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
unused	unused	unused	agc_clear	agc_zero_cnt(3:0)			
0	0	0	0	0	0	0	0

**agc\_freeze** : Freezes the agc when set. This should be asserted when the AGC algorithm is bypassed or held constant.

**agc\_max\_cnt(3:0)** : When the agc\_output (input \* gain) is at full scale for this number of samples, then the gain shift value is changed to agc\_dsat.

**agc\_clear** : Clears the AGC accumulator when set. Assert this when the AGC is in bypass mode.

**agc\_zero\_cnt(3:0)** : when the agc\_output (input \* gain) is zero value for this number of samples, then the gain shift value is changed to agc\_dzro.

**8.4.5.20 AGC\_GAINMSB Register**

Register name:  
 AGC\_GAINMSB

Page: 0x0%00  
 where:  
 % = 2×(DDC channel #)+1

Address: 0x13 **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**

BIT 15				BIT 8			
agc_gaina(23:16)							
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
agc_gainb(23:16)							
0	0	0	0	0	0	0	0

**agc\_gaina(23:16)** : MSBs of the agc\_gaina word.

**agc\_gainb(23:16)** : MSBs of the agc\_gainb word.

### 8.4.5.21 AGC\_GAINA Register

Register name: AGC\_GAINA      Page: 0x0%00      Address: 0x14      **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
where:  
% = 2×(DDC channel #)+1

BIT 15								BIT 8							
agc_gaina(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
agc_gaina(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**agc\_gaina(15:0)** : This is the lower 16 bits of the total 24 bits of programmable gain. The gain value is always positive with the upper 12 bits being the integer value and the lower 12 bits being the fractional. This gain value is used for all UMTS operations and for A channel data when in CDMA mode. A 24-bit value of 00000000001.000000000000 is unity gain.

### 8.4.5.22 AGC\_GAINB Register

Register name: AGC\_GAINB      Page: 0x0%00      Address: 0x15      **DOUBLE BUFFERED, REQUIRES SYNC FOR LOADING**  
where:  
% = 2×(DDC channel #)+1

BIT 15								BIT 8							
agc_gainb(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
agc_gainb(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**agc\_gainb(15:0)** : This is the lower 16 of the total of 24 bits of programmable gain. The gain value is always positive with the upper 12 bits being the integer value and the lower 12 bits being the fractional. This gain value is used for B channel data when in CDMA. A 24-bit value of 00000000001.000000000000 is unity gain.

**8.4.5.23 AGC\_AMAX Register**

Register name: AGC\_AMAX

Page: 0x0%00

Address: 0x16

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
agc_amax(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
agc_amax(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**agc\_amax(15:0)** : This is the maximum gaina or gainb can be adjusted up. The value programmed is a positive value that is used to generate the most positive AGC gain adjust. For example, if 512 is programmed, the maximum gain will be the programmed gain (AGC\_GAINA/B) + 512.

**8.4.5.24 AGC\_AMIN Register**

Register name: AGC\_AMIN

Page: 0x0%00

Address: 0x17

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
agc_amin(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
agc_amin(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**agc\_amin(15:0)** : This is the minimum gaina or gainb can be adjusted down. The value programmed is a positive value that is inverted internally to generate the most negative AGC gain adjust. For example, if 512 is programmed, the minimum gain will be the programmed gain (AGC\_GAINA/B) – 512.

**8.4.5.25 PSER\_CONFIG1 Register**
**Register name:** PSER\_CONFIG1

**Page:** 0x0%00

**Address:** 0x18

**where:**

% = 2×(DDC channel #)+1

BIT 15								BIT 8			
unused		pserv_recv_fsinvl(6:0)									
0	0	0	0	0	0	0	0	0	0	0	
BIT 7								BIT 0			
unused		unused		unused		pserv_recv_bits(4:0)					
0	0	0	0	0	0	0	0	0	0	0	

**pserv\_recv\_fsinvl(6:0)** : Receive serial interface frame sync interval in bit clocks.

**pserv\_recv\_bits(4:0)** : Number of output bits per sample-1; for 18 bits, this is set to {10001}.

**8.4.5.26 PSER\_CONFIG2 Register**
**Register name:** PSER\_CONFIG2

**Page:** 0x0%00

**Address:** 0x19

**where:**

% = 2×(DDC channel #)+1

BIT 15								BIT 8			
pserv_recv_clkdiv(3:0)		unused		unused		unused		unused		unused	
0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0			
pserv_recv_8pin	pserv_recv_alt	unused		unused		unused		pserv_recv_fsdel(1:0)			
0	0	0	0	0	0	0	0	0	0	0	0

**pserv\_recv\_clkdiv(3:0)** : Receive serial interface clock divider rate-1; 0 is full rate and 15 divides the clock by 16. For example, to run the receive serial interface at 1/4 the AFE8406 clock, set pserv\_recv\_clkdiv(3:0) = 0011.

**pserv\_recv\_8pin** : When set, 4 pins are used for I and 4 pins for Q in UMTS mode. When cleared, 2 pins are used for I and 2 pins for Q. This is used in combination with the pserv\_recv\_alt bit. When this bit is set, it would be set in 2 adjacent DDC channels; one would also set the pserv\_recv\_alt bit in the adjacent DDC. This causes the I channel to be serialized on 4 pins and the Q channel to be serialized on the adjacent channels 4 pins.

**pserv\_recv\_alt** : When set, this channel's receive serial interface will output the Q data from the adjacent DDC channel.

**pserv\_recv\_fsdel(1:0)** : Delay between the receive frame sync output and the MSB of serial data {3,2,1,0}. This number is in serial output bit times, not rxclk periods.

**8.4.5.27 DDCCONFIG1 Register**

Register name: DDCCONFIG1

Page: 0x0%00

Address: 0x1A

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
ddcmux_sel_a (3:0)				agc_rnd_disable	gain_mon	ch_rate_sel(1:0)	
0	0	0	0	0	0	0	0

BIT 7				BIT 0			
ddcmux_sel_b(3:0)				remix_only	cic_bypass	double_tap(1:0)	
0	0	0	0	0	0	0	0

**ddcmux\_sel\_X(3:0)** : Controls which samples go to the mixer for I/Q. Since in CDMA there are two streams, an A and B stream, two mux select values are used.

Select Value	I data from X input <sup>(1)</sup>	Q data from X input <sup>(1)</sup>
0000	RXINA	RXINA
0001	RXINB	RXINB
0010	RXINC	RXINC
0011	RXIND	RXIND
0100	RXINA	RXINB
0101	RXINA	RXINC
0110	RXINA	RXIND
0111	RXINB	RXINA
1000	RXINB	RXINC
1001	RXINB	RXIND
1010	RXINC	RXINA
1011	RXINC	RXINB
1100	RXINC	RXIND
1101	RXIND	RXINA
1110	RXIND	RXINB
1111	RXIND	RXINC

(1) RXINA = internal A-side ADC, RXINB = internal B-side ADC, RXINC = external input C, RXIND = external input D

**agc\_rnd\_disable** : When set, the agc\_rnd bits have no effect. The whole 29 bits are used in the rounding and the round bit is bit 4.

**gain\_mon** : Combines the gain with the I/Q output signals when asserted.

OUTPUT	Bits(17:10)	Bits(9:4)	Bits(3:2)	Bits(1:0)
I	Gained I value	Gain(18:11)		"00"
Q	Gained Q value	Gain(10:5)	Shift status(1:0)	"00"

**ch\_rate\_sel(1:0)** : Sets the DDC channel input data rate. The value set here should match the value in the Receive Input Interface rate select bits (rate\_sel).

ch_rate_sel	Input data rate
00	rxclk
01	rxclk/2
10	rxclk/4
11	rxclk/8

When *muxed\_data* is set (*Factory Use Only*) *rate\_sel* should be set to *rxclk* "00" and *ch\_rate\_sel* should be set to *rxclk/2* "01".

**remix\_only** : Assert this when real only, full *rxclk* rate input data is used in CDMA mode. The signal on the Q bus selected by the *ddcmux\_sel\_X(3:0)* bits above is ignored (functions as if the Q data is 0).

**cic\_bypass** : *Factory Use Only*. If asserted then the data from the *rxin\_a(15:0)* and *rxin\_b(15:0)* are fed directly into the *cfir* input as I and Q respectively. *rxin\_a(0)* also functions as the "sync\_cfir" signal and should rise at the beginning of input data.

**ONLY DDC0, DDC2, DDC4 and DDC6 can be the UMTS double tap (64 to 128 tap) PFIR Mode. DDC1, DDC3, DDC5 and DDC7 PFIRs are used to lengthen the DDC0, DDC2, DDC4 and DDC6 PFIRs.**

**double\_tap(1)** : When set, the DDC is in double length PFIR mode which sends the data out of the last PFIR sample ram in this DDC (DDC0, DDC2, DDC4, DDC6) to the adjacent secondary DDC (DDC1, DDC3, DDC5, DDC7) PFIR forming a 128-tap delay line. Output data received from the adjacent secondary DDC PFIR summer is added into the Main DDC's PFIR sum to form the final output.

**double\_tap(0)** : When set, the PFIR input comes from the adjacent(Main) PFIR. When cleared, PFIR input is from the CFIR connected directly to this PFIR. **Only valid in DDC1, DDC3, DDC5 and DDC7. The *ddc\_ena* bit in the CONFIG1 register should be cleared for the DDC1, DDC3, DDC5 and DDC7 when *double\_tap(0)* is set.**

**NOTE:** to put 2 DDCs in to 128 tap mode:

Program DDC0/DDC2/DDC4/DDC6 *double\_tap(1:0)* to "10" and *ddc\_ena* to "1".

Program DDC1/DDC3/DDC5/DDC7 *double\_tap(1:0)* to "01" and *ddc\_ena* to "0".

**8.4.5.28 SYNC\_0 Register**

Register name: SYNC\_0

Page: 0x0%00

Address: 0x1B

where:

% = 2×(DDC channel #)+1

BIT 15	unused	ssel_cic(2:0)				unused	ssel_pmeter(2:0)		BIT 8
0	0	0	0	0	0	0	0	0	

BIT 7	unused	ssel_agc_freeze(2:0)			unused	ssel_serial(2:0)		BIT 0
0	1	1	0	0	0	0	0	

**ssel\_cic(2:0)** : Selects the sync source for the DDC CIC filter, thus setting the decimation moment.

**ssel\_pmeter(2:0)** : Selects the sync source for the channel power meter.

**ssel\_agc\_freeze(2:0)** : Selects the sync that is used to hold the AGC in freeze mode. With this functionality the user can program the AGC freeze control to look at the state of an input sync, or the one shots. It defaults to being off or not looking at any syncs and not driving the freeze control. This way, upon startup, the chip looks at the MPU register bit for AGC freezing and not the syncs.

**ssel\_serial(2:0)** : Selects the sync source for the DDC serial interface state machines.

Sync sources are contained in this and many of the following registers. For all sync source selections:

ssel_XXXX(2:0)	Selected sync source for DDC
000	rxsyncA
001	rxsyncB
010	rxsyncC
011	rxsyncD
100	DDC sync counter
101	one shot (register write triggered)
110	always 0
111	always 1



**8.4.5.29 SYNC\_1 Register**

Register name: SYNC\_1

Page: 0x0%00

Address: 0x1C

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
unused	ssel_tadj_fine(2:0)			unused	ssel_tadj_reg(2:0)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
unused	ssel_gain(2:0)			unused	ssel_ddc_agc(2:0)		
0	0	0	0	0	0	0	0

**ssel\_tadj\_fine(2:0)** : Selects the sync source for the fine time adjust zero stuff moment.

**ssel\_tadj\_reg(2:0)** : Selects the sync source for the fine and coarse time adjust register updates.

**ssel\_gain(2:0)** : Selects the sync source for the DDC AGC gain register.

**ssel\_ddc\_agc(2:0)** : Selects the sync source to initialize the AGC, primarily for test purposes.

**8.4.5.30 SYNC\_2 Register**

Register name: SYNC\_2

Page: 0x0%00

Address: 0x1D

where:

% = 2×(DDC channel #)+1

BIT 15				BIT 8			
unused	ssel_nco(2:0)			unused	ssel_dither(2:0)		
0	0	0	0	0	0	0	0
BIT 7				BIT 0			
unused	ssel_freq(2:0)			unused	ssel_phase (2:0)		
0	0	0	0	0	0	0	0

**ssel\_nco** : Selects the sync source for the NCO accumulator reset.

**ssel\_dither** : Selects the sync source for the NCO phase dither generator reset.

**ssel\_freq** : Selects the sync source for the NCO frequency register.

**ssel\_phase** : Selects the sync source for the NCO phase offset register.

**8.4.5.31 DDC\_CHK\_SUM Register**

Register name: DDC\_CHK\_SUM

Page: 0x0%20

Address: 0x00 READ ONLY

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
ddc_chk_sum(15:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
ddc_chk_sum(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ddc\_chk\_sum** : The DDC self test checksum value

**8.4.5.32 PMETER\_RESULT\_A\_LSB Register**

Register name: PMETER\_RESULT\_A\_LSB

Page: 0x0%20

Address: 0x01 READ ONLY

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_result_a(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT 7								BIT 0							
pmeter_result_a(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_result\_a(15:0)** :Lower 16 bits of the UMTS mode or CDMA mode A channel power measurement.

**8.4.5.33 PMETER\_RESULT\_A\_MID Register**

Register name: PMETER\_RESULT\_A\_MID

Page: 0x0%20

Address: 0x02 READ ONLY

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_result_a(31:24)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
pmeter_result_a(23:16)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_result\_a(31:16)** : Mid 16 bits of the UMTS mode or CDMA mode A channel power measurement.

**8.4.5.34 PMETER\_RESULT\_A\_MSB Register**

Register name: PMETER\_RESULT\_A\_MSB

Page: 0x0%20

Address: 0x03 READ ONLY

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_result_a(47:40)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
pmeter_result_a(39:32)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_result\_a(47:32)** : Upper mid 16 bits of the UMTS mode or CDMA mode A channel power measurement.

**8.4.5.35 PMETER\_RESULT\_B\_LSB Register**

Register name: PMETER\_RESULT\_B\_LSB

Page: 0x0%20

Address: 0x04 READ ONLY

where:

% = 2×(DDC channel #)+1

BIT 15								BIT 8							
pmeter_result_b(15:8)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT 7								BIT 0							
pmeter_result_b(7:0)															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**pmeter\_result\_b(15:0)** : Lower 16 bits of the CDMA mode B channel power measurement

**8.4.5.36 PMETER\_RESULT\_B\_MID Register**

Register name: **PMETER\_RESULT\_B\_MID**      Page: **0x0%20**      Address: **0x05**    **READ ONLY**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15	pmeter_result_b(31:24)							BIT 8
0	0	0	0	0	0	0	0	

BIT 7	pmeter_result_b(23:16)							BIT 0
0	0	0	0	0	0	0	0	

**pmeter\_result\_b(31:16)** : Mid 16 bits of the CDMA mode B channel power measurement.

**8.4.5.37 PMETER\_RESULT\_B\_MSB Register**

Register name: **PMETER\_RESULT\_B\_MSB**      Page: **0x0%20**      Address: **0x06**    **READ ONLY**  
 where:  
 % = 2×(DDC channel #)+1

BIT 15	pmeter_result_b(47:40)							BIT 8
0	0	0	0	0	0	0	0	

BIT 7	pmeter_result_b(39:32)							BIT 0
0	0	0	0	0	0	0	0	

**pmeter\_result\_b(47:32)** : Upper mid 16 bits of the CDMA mode B channel power measurement.

### 8.4.5.38 PMETER\_RESULT\_AB\_UMSB Register

**Register name:** PMETER\_RESULT\_AB\_UMSB    **Page:** 0x0%20    **Address:** 0x07    **READ ONLY**  
**where:**  
 % = 2×(DDC channel #)+1

BIT 15							BIT 8
pmeter_result_a(54:48)							
0	0	0	0	0	0	0	Not Used
BIT 7							BIT 0
pmeter_result_b(54:48)							
0	0	0	0	0	0	0	Not Used

**pmeter\_result\_a(54:48)** : Most-significant 7 bits of the 55-bit UMTS or CDMA mode A channel power measurement. BITS 15 – 9 are used, BIT 8 is not used.

**pmeter\_result\_b(54:48)** : Most-significant 7 bits of the 55-bit CDMA mode B channel power measurement. BITS 7 – 1 are used, BIT 0 is not used.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
AFE8406IZDQ	ACTIVE	BGA	ZDQ	484	60	Pb-Free (RoHS)	SNAGCU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated