National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.



DS90C385A +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz

General Description

The DS90C385A is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has additional features and improvements making it an ideal replacement for DS90C383, DS90C383A and DS90C385. family of LVDS Transmitters.


The DS90C385A transmitter converts 28 bits of LVCMOS/ LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over the fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 87.5 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 612.5Mbps per LVDS data channel. Using a 87.5 MHz clock, the data throughput is 306.25Mbytes/sec. This transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe FPDLink Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces with added Spread Spectrum Clocking support.

Features

- Pin-to-pin compatible to DS90C383, DS90C383A and DS90C385.
- No special start-up sequence required between clock/data and /PD pins. Input signals (clock and data) can be applied either before or after the device is powered.
- Support Spread Spectrum Clocking up to 100kHz frequency modulation & deviations of ±2.5% center spread or -5% down spread.
- "Input Clock Detection" feature will pull all LVDS pairs to logic low when input clock is missing and when /PD pin is logic high.
- 18 to 87.5 MHz shift clock support
- Tx power consumption < 147 mW (typ) @ 87.5 MHz Grayscale
- Tx Power-down mode < 60 µW (typ)
- Supports VGA, SVGA, XGA, SXGA(dual pixel), SXGA+(dual pixel), UXGA(dual pixel).
- Narrow bus reduces cable size and cost
- Up to 2.45 Gbps throughput
- Up to 306.25Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compliant to TIA/EIA-644 LVDS standard
- Low profile 56-lead TSSOP package

Block Diagram



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +4V
CMOS/TTL Input Voltage	-0.5V to (V _{CC} + 0.3V)
LVDS Driver Output Voltage	–0.3V to (V _{CC} + 0.3V)
LVDS Output Short Circuit	
Duration	Continuous
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature	
(Soldering, 4 sec)	+260°C
Maximum Package Power Dissi	pation Capacity @ 25°C
MTD56 (TSSOP)	
Package:	
DS90C385AMT	1.63 W

Package Derating:	
DS90C385AMT	12.5 mW/°C above +25°C
ESD Rating	
(HBM, 1.5kΩ, 100pF)	7kV
(EIAJ, 0Ω, 200 pF)	500V
Latch Up Tolerance @ 25°C	±100mA

Recommended Operating Conditions

	Min	Nom	Max	Units	
Supply Voltage (V _{CC})	3.0	3.3	3.6	V	
Operating Free Air					
Temperature (T _A)	-10	+25	+70	°C	
Supply Noise Voltage			200	$\mathrm{mV}_{\mathrm{PP}}$	
(V _{CC})					
TxCLKIN frequency	18		87.5	MHz	

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
VCMOS	LVTTL DC SPECIFICATIONS	·					
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			0		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V, 2.5V \text{ or } V_{CC}$;		+1.8	+10	μA
		V _{IN} = GND		-10	0		μA
LVDS DC	SPECIFICATIONS			•			
V _{OD}	Differential Output Voltage	R _L = 100Ω		250	345	450	mV
ΔV_{OD}	Change in V _{OD} between complimentary output states					35	mV
V _{os}	Offset Voltage (Note 4)			1.13	1.25	1.38	V
ΔV _{OS}	Change in V _{OS} between complimentary output states					35	mV
l _{os}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-3.5	-5	mA	
l _{oz}	Output TRI-STATE® Current	Power Down= 0V, V_{OUT} = 0V or V $_{CC}$			±1	±10	μA
TRANSM	ITTER SUPPLY CURRENT						
ICCTW	Transmitter Supply Current Worst Case	$ \begin{array}{l} R_{L} = 100\Omega, \\ C_{L} = 5 \ pF, \end{array} $	f = 25 MHz		31	45	mA
		Worst Case Pattern (<i>Figures 1, 3</i>) " Typ "	f = 40 MHz		37	50	mA
		values are given for $V_{CC} = 3.6V$ and $T_A =$ +25°C, "Max " values	f = 65 MHz		48	60	mA
		are given for $V_{CC} =$ 3.6V and $T_A = -10^{\circ}C$	f = 87.5 MHz		55	65	mA

DS90C385A

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units
TRANSM	ITTER SUPPLY CURRENT						
ICCTG	Transmitter Supply Current 16 Grayscale	$ \begin{array}{l} R_{L} = 100\Omega, \\ C_{L} = 5 \ pF, \end{array} $	f = 25 MHz		29	40	mA
		16 Grayscale Pattern (<i>Figures 2, 3</i>) " Typ "	f = 40 MHz		33	45	mA
		values are given for $V_{CC} = 3.6V$ and $T_A =$ +25°C, "Max " values	f = 65 MHz		39	50	mA
		are given for $V_{CC} =$ 3.6V and $T_A = -10^{\circ}C$	f = 87.5 MHz		44	55	mA
ICCTZ	Transmitter Supply Current	Power Down = Low			17	150	μA
	Power Down		Driver Outputs in TRI-STATE under				
		Power Down Mode					

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T_{A} = +25C unless specified otherwise.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: V_{OS} previously referred as V_{CM} .

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units
TCIT	TxCLK IN Transition Time (Figure 5)	1.0		6.0	ns
TCIP	TxCLK IN Period (Figure 6)	11.42	Т	55.55	ns
TCIH	TxCLK IN High Time (Figure 6)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)	0.35T	0.5T	0.65T	ns
TXIT	TxIN, and PWR DOWN pin Transition Time	1.5		6.0	ns
TXPD	Minimum pulse width for PWR DOWN pin signal.	1			us

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Parameter			Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 4)			0.75	1.4	ns
LHLT	LVDS High-to-Low Transition Time (Figure 4)			0.75	1.4	ns
TPPos0	Transmitter Output Pulse Position (Figure 12) (Note 5)	f = 25MHz	-0.45	0	+0.45	ns
TPPos1	Transmitter Output Pulse Position		5.26	5.71	6.16	ns
TPPos2	Transmitter Output Pulse Position		10.98	11.43	11.88	ns
TPPos3	Transmitter Output Pulse Position		16.69	17.14	17.59	ns
TPPos4	Transmitter Output Pulse Position		22.41	22.86	23.31	ns
TPPos5	Transmitter Output Pulse Position	1	28.12	28.57	29.02	ns
TPPos6	Transmitter Output Pulse Position		33.84	34.29	34.74	ns

Symbol	Parameter		Min	Тур	Max	Units
TPPos0	Transmitter Output Pulse Position (Figure 12) (Note 5)	f = 40 MHz	-0.25	0	+0.25	ns
TPPos1	Transmitter Output Pulse Position		3.32	3.57	3.82	ns
TPPos2	Transmitter Output Pulse Position		6.89	7.14	7.39	ns
TPPos3	Transmitter Output Pulse Position	-	10.46	10.71	10.96	ns
TPPos4	Transmitter Output Pulse Position	-	14.04	14.29	14.54	ns
TPPos5	Transmitter Output Pulse Position	-	17.61	17.86	18.11	ns
TPPos6	Transmitter Output Pulse Position		21.18	21.43	21.68	ns
TPPos0	Transmitter Output Pulse Position (Figure 12) (Note 5)	f = 65 MHz	-0.20	0	+0.20	ns
TPPos1	Transmitter Output Pulse Position		2.00	2.20	2.40	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		4.20	4.40	4.60	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		6.39	6.59	6.79	ns
TPPos4	Transmitter Output Pulse Position		8.59	8.79	8.99	ns
TPPos5	Transmitter Output Pulse Position		10.79	10.99	11.19	ns
TPPos6	Transmitter Output Pulse Position		12.99	13.19	13.39	ns
TPPos0	Transmitter Output Pulse Position (Figure 12) (Note 5)	f = 87.5 MHz	-0.20	0	+0.20	ns
TPPos1	Transmitter Output Pulse Position		1.48	1.68	1.88	ns
TPPos2	Transmitter Output Pulse Position		3.16	3.36	3.56	ns
TPPos3	Transmitter Output Pulse Position		4.84	5.04	5.24	ns
TPPos4	Transmitter Output Pulse Position		6.52	6.72	6.92	ns
TPPos5	Transmitter Output Pulse Position		8.20	8.40	8.60	ns
TPPos6	Transmitter Output Pulse Position		9.88	10.08	10.28	ns
TSTC	Required TxIN Setup to TxCLK IN (Figure 6) at 85MHz		2.5			ns
THTC	Required TxIN Hold to TxCLK IN (Figure 6) at 87.5 MHz		0.5			ns
TCCD	TxCLK IN to TxCLK OUT Delay. Measure from TxCLK IN edge to immediately crossing point of differential TxCLK OUT by following the positive TxCLK OUT. 50% duty cycle input clock is assumed. <i>(Figure 7)</i>	$\begin{array}{l} T_{A} = -10^{\circ}, \\ \text{and } 87.5 \text{MHz} \\ \text{for " Min ",} \\ T_{A} = 70^{\circ}, \text{ and} \\ 25 \text{MHz for "} \\ \text{Max ", } V_{CC} = \\ 3.6 \text{V}, \text{ R_FB} \\ \text{pin = VCC} \end{array}$	3.086		7.211	ns
	Measure from TxCLK IN edge to immediately crossing point of differential TxCLK OUT by following the positive TxCLK OUT. 50% duty cycle input clock is assumed. (<i>Figure 8</i>)	$T_A = -10^{\circ}$, and 87.5MHz for " Min ", $T_A = 70^{\circ}$, and 25MHz for " Max ", V _{CC} = 3.6V, R_FB pin = GND	2.868		6.062	ns

Transmitter Switching Characteristics (Continued) Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter		Min	Тур	Max	Units
SSCG	Spread Spectrum Clock support; Modulation	f = 25 MHz		100kHz ±		
	frequency with a linear profile.(Note 6)			2.5%/-5%		
		f = 40 MHz		100kHz ±		
				2.5%/-5%		
		f = 65 MHz		100kHz ±		
				2.5%/-5%		
		f = 87.5 MHz		100kHz ±		
				2.5%/-5%		
TPLLS	Transmitter Phase Lock Loop Set (Figure 9)				10	ms
TPDD	Transmitter Power Down Delay (Figure 11)				100	ns

Note 5: The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This parameter is functionality tested only on Automatic Test Equipment (ATE).

Note 6: Care must be taken to ensure TSTC and THTC are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking Spread Spectrum Clock applied to TxCLK IN pin, and reflects the result on TxCLKOUT+ and TxCLKOUT- pins.




FIGURE 2. "16 Grayscale" Test Pattern - DS90C385A (Notes 8, 9, 10)

Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVCMOS/LVTTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 9: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.






FIGURE 3. DS90C385A (Transmitter) LVDS Output Load. 5pF is showed as board loading




FIGURE 4. DS90C385A (Transmitter) LVDS Transition Times




FIGURE 5. DS90C385A (Transmitter) Input Clock Transition Time






FIGURE 6. DS90C385A (Transmitter) Setup/Hold and High/Low Times with R_FB pin = GND (Falling Edge Strobe)





AC Timing Diagrams (Continued)








FIGURE 9. DS90C385A (Transmitter) Phase Lock Loop Set Time





FIGURE 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C385A



DS90C385A

DS90C385A MTD56 (TSSOP) Package Pin Descriptions — FPD Link Transmitter

Pin Name	I/O	No.	Description
TxIN	1	28	LVTTL level input. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines-FPLINE,
			FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).
TxOUT+	0	4	Positive LVDS differential data output.
TxOUT-	0	4	Negative LVDS differential data output.
TxCLKIN	I	1	LVTTL level clock input. Pin name TxCLK IN.
R_FB	I	1	LVTTL level programmable strobe select (See Table 1).
TxCLK OUT+	0	1	Positive LVDS differential clock output.
TxCLK OUT-	0	1	Negative LVDS differential clock output.
PWR DOWN	I	1	LVTTL level input. When asserted (low input) TRI-STATE the outputs, ensuring low current at
			power down.
V _{cc}	1	3	Power supply pins for LVTTL inputs.
GND	I	5	Ground pins for LVTTL inputs.
PLL V _{CC}	1	1	Power supply pin for PLL.
PLL GND	1	2	Ground pins for PLL.
LVDS V _{CC}	1	1	Power supply pin for LVDS outputs.
LVDS GND		3	Ground pins for LVDS outputs.

Pin Diagram for TSSOP Packages

DS90C385AMT 56 TxIN4 V_{CC} 55 TxIN3 2 TxIN5 54 TxIN2 ζ TxIN6 4 53 GND TxIN7 5 52 GND TxIN1 6 51 TxIN8 TxIN0 50 TxIN27 TxIN9 49 LVDS GND 8 TxIN10 48 TxOUTO-9 V_{CC} 10 47 TxIN11 -TxOUT0+ 46 TxOUT1-11 TxIN12 45 TxOUT1+ 12 TxIN13 44 LVDS V_{CC} GND 43 LVDS GND 14 TxIN14 15 42 TxIN15 TxOUT2-41 TxOUT2+ 16 TxIN16. 40 TxCLKOUT-17 R_FB 18 39 TxIN17 • TxCLKOUT+ 19 38 TxIN18 TxOUT3-20 37 TxIN19 TxOUT3+ 36 LVDS GND 21 GND 35 22 TxIN20 PLL GND 34 PLL V_{CC} 23 TxIN21. TxIN22 24 33 PLL GND 25 32 TxIN23 PWR DWN 26 31 V_{CC}. TxCLK IN TxIN24 27 30 TxIN26 29 GND TxIN25. 20070223

Applications Information

The DS90C385A is backward compatible with the DS90C385, DS90C383A, DS90C383 in TSSOP 56-lead package, and it is a pin-for-pin replacements.

This device DS90C385A also features reduced variation of the TCCD parameter which is important for dual pixel applications. (See AN-1084)

This device may also be used as a replacement for the DS90CF583 (5V, 65MHz) and DS90CF581 (5V, 40MHz) FPD-Link Transmitters with certain considerations/ modifications:

- 1. Change 5V power supply to 3.3V. Provide this 3.3V supply to the $V_{\rm CC},~{\rm LVDS}~V_{\rm CC}$ and PLL $V_{\rm CC}$ of the transmitter.
- The DS90C385A transmitter input and control inputs accept 3.3V LVTTL/LVCMOS levels. They are not 5V tolerant.
- 3. To implement a falling edge device for the DS90C385A, the R_FB pin may be tied to ground OR left unconnected (an internal pull-down resistor biases this pin low). Biasing this pin to Vcc implements a rising edge device.

TRANSMITTER INPUT PINS

The TxIN and control input pins are compatible with LVC-MOS and LVTTL levels. These pins are not 5V tolerant.

TRANSMITTER INPUT CLOCK/DATA SEQUENCING

Unlike the DS90C385, DS90C(F)383A/363A, the DS90C385A does not require any special requirement for sequencing of the input clock/data and PD (PowerDown) signal. The DS90C385A offers a more robust input sequenc-

ing feature where the input clock/data can be inserted after the release of the PD signal. In the case where the clock/ data is stopped and reapplied, such as changing video mode within Graphics Controller, it is not necessary to cycle the PD signal. However, there are in certain cases where the PD may need to be asserted during these mode changes. In cases where the source (Graphics Source) may be supplying an unstable clock or spurious noisy clock output to the LVDS transmitter, the LVDS Transmitter may attempt to lock onto this unstable clock signal but is unable to do so due the instability or quality of the clock source. The PD signal in these cases should then be asserted once a stable clock is applied to the LVDS transmitter. Asserting the PWR DOWN pin will effectively place the device in reset and disable the PLL, enabling the LVDS Transmitter into a power saving standby mode. However, it is still generally a good practice to assert the PWR DOWN pin or reset the LVDS transmitter whenever the clock/data is stopped and reapplied but it is not mandatory for the DS90C385A.

SPREAD SPECTRUM CLOCK SUPPORT


The DS90C385A can support Spread Spectrum Clocking signal type inputs. The DS90C385A outputs will accurately track Spread Spectrum Clock/Data inputs with modulation frequencies of up to 100kHz (max.)with either center spread of $\pm 2.5\%$ or down spread -5% deviations.

POWER SOURCES SEQUENCE

In typical applications, it is recommended to have V_{CC}, LVDS V_{CC} and PLL V_{CC} from the same power source with three separate de-coupling bypass capacitor groups. There is no requirement on which VCC entering the device first.

11


DS90C385A



Truth Table

TABLE 1. Programmable Transmitter (DS90C385A)

Pin	Condition	Strobe Status
R_FB	$R_FB = V_{CC}$	Rising edge strobe
R_FB	R_FB = GND or NC	Falling edge strobe



DS90C385A +3.3V Programmable LVDS Transmitter 24-bit Flat Panel Display (FPD) Link-87.5 MHz