## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

___General Description
The MAX521 is an octal, 8-bit voltage-output digital-toanalog converter (DAC) with a simple 2 -wire serial interface that allows communication between multiple devices. It operates from a single 5 V supply and its internal precision buffers allow the DAC outputs to swing rail-to-rail. The reference input range includes both supply rails.
The MAX521 has five reference inputs. The first four DACs (DAC0-DAC3) each have a separate reference input (REF0-REF3), allowing each DAC's full-scale range to be set independently. The remaining four DACs (DAC4-DAC7) share the remaining reference input, REF4.
The MAX521 features a serial interface and internal software protocol, allowing communication at data rates up to 400 kbps . The interface, combined with the dou-ble-buffered input configuration, allows the DAC registers to be updated individually or simultaneously. In addition, the device can be put into a low-power shutdown mode that reduces supply current to $4 \mu \mathrm{~A}$. Poweron reset ensures the DAC outputs are at 0 V when power is initially applied.
The MAX521 is available in 20 -pin DIP and 24 -pin SO package as well as a space-saving 24 -pin SSOP package.

## Applications

Minimum Component Analog Systems
Digital Offset/Gain Adjustment
Industrial Process Control
Automatic Test Equipment
Programmable Attenuators
Pin Configurations


- Single +5V Supply
- Simple 2-Wire Serial Interface
- $I^{2} \mathrm{C}$ Compatible
- Output Buffer Amplifiers Swing Rail-to-Rail
- Reference Input Range Includes Both Supply Rails
- Power-On Reset Clears All Latches
- 4 4 A Power-Down Mode

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MAX521ACPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | 1 |
| MAX521BCPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | 2 |
| MAX521ACWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | 1 |
| MAX521BCWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | 2 |
| MAX521ACAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | 1 |
| MAX521BCAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | 2 |
| MAX521BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $^{\star}$ | 2 |

Ordering Information continued at end of data sheet.
*Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.
Functional Diagram


AノXIA

Call toll free 1-800-998-8800 for free samples or literature.

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

## ABSOLUTE MAXIMUM RATINGS

| VDD to DGND | -0.3V to +6 V |
| :---: | :---: |
| VDD to AGND. | -0.3 V to +6 V |
| OUT0-OUT7. | 0.3 V to (VDD +0.3 V ) |
| REF0-REF4. | -0.3V to (VDD +0.3 V ) |
| AD0, AD1. | -0.3V to (VDD +0.3 V ) |
| SCL, SDA to D | ....-0.3V to +6V |
| AGND to DGN | . -0.3 V to +0.3 V |
| Maximum Curr | 50 mA |
| Continuous Po |  |



20-Pin Plastic DIP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... 889 mW
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F}=4 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{A}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |  |
| Resolution |  |  |  | 8 |  |  | Bits |
| Total Unadjusted Error | TUE |  | MAX521A |  |  | $\pm 1.5$ | LSB |
|  |  |  | MAX521B |  |  | $\pm 2.0$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  |  | $\pm 1.0$ | LSB |
| Zero-Code-Error | ZCE | Code = 00 hex | MAX521_C |  |  | 18 | mV |
|  |  |  | MAX521_E |  |  | 20 |  |
|  |  |  | MAX521BM |  |  | 20 |  |
| Zero-Code-Error Supply Rejection |  | Code $=00$ hex | MAX521_C | $\pm 1$ |  |  | mV |
|  |  |  | MAX521_E | $\pm 1$ |  |  |  |
|  |  |  | MAX521BM | $\pm 1$ |  |  |  |
| Zero-Code-Error Temperature Coefficient |  | Code $=00$ hex |  | $\pm 10$ |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code = FF hex | MAX521_C |  |  | 18 | mV |
|  |  |  | MAX521_E |  |  | 20 |  |
|  |  |  | MAX521BM |  |  | 20 |  |
| Full-Scale-Error Supply Rejection |  | $\begin{aligned} & \text { Code }=\text { FF hex } \\ & \text { VDD }=5 \mathrm{~V} \pm 10 \% \end{aligned}$ | MAX521_C |  | $\pm 1$ |  | mV |
|  |  |  | MAX521_E |  | $\pm 1$ |  |  |
|  |  |  | MAX521BM |  | $\pm 1$ |  |  |
| Full-Scale-Error Temperature Coefficient |  |  |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |  |
| Input Voltage Range |  |  |  | 0 |  | VDD | V |
| Input Resistance | RIN | $\begin{aligned} & \text { Code = } 55 \text { hex } \\ & (\text { Note 1) } \end{aligned}$ | REF4 | 4 | 6 |  | $\mathrm{k} \Omega$ |
|  |  |  | REF0-REF3 | 16 | 24 |  |  |
| Input Current |  | PD = 1 |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Capacitance |  | $\begin{aligned} & \text { Code = FF hex } \\ & \text { (Note 2) } \end{aligned}$ | REF4 | 120 |  |  | pF |
|  |  |  | REF0-REF3 |  | 30 |  |  |
| Channel-to-Channel Isolation |  | (Note 3) |  | -60 |  |  | dB |
| AC Feedthrough |  | (Note 4) |  | -70 |  |  | dB |

[^0]2 $\qquad$

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F_{-}}=4 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC OUTPUTS |  |  |  |  |  |  |
| Full-Scale Output Voltage |  |  |  | 0 | VDD | V |
| Output Load Regulation |  | OUT_= ${ }^{\text {dV, }}$, mA to 2.5 mA |  | 0.25 |  | LSB |
|  |  | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {DD }}$, code $=$ FF hex, $0 \mu \mathrm{~A}$ to $500 \mu \mathrm{~A}, \mathrm{MAX521}$ C/E |  | 1.5 |  |  |
|  |  | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}$, code $=\mathrm{FF}$ hex, $0 \mu \mathrm{~A}$ to $500 \mu \mathrm{~A}, \mathrm{MAX521BM}$ |  | 2.0 |  |  |
| Output Leakage Current |  | $\mathrm{OUT}_{-}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{PD}=1$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| DIGITAL INPUTS SCL, SDA |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $0.7 \mathrm{~V}_{\text {DD }}$ |  | V |
|  | VIL |  |  | $0.3 \mathrm{~V}_{\text {DD }}$ |  |  |
| Input Current | IIN | $\mathrm{O} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Hysteresis | VHYST | (Note 5) |  | $0.05 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Input Capacitance | CIN | (Note 5) |  |  | 10 | pF |
| DIGITAL INPUTS AD0, AD1 |  |  |  |  |  |  |
| Input High Voltage | VIN |  |  | 2.4 |  | V |
| Input Low Voltage | VIL |  |  |  | 0.8 | V |
| Input Leakage | IIN | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| DIGITAL OUTPUT SDA (Note 6) |  |  |  |  |  |  |
| Output Low Voltage | VOL | ISINK $=3 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | ISINK $=6 \mathrm{~mA}$ |  |  | 0.6 |  |
| Three-State Leakage Current | IL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance | Cout | (Note 5) |  |  | 10 | pF |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Voltage Output Slew Rate |  | Positive and negative | MAX521_C | 1.00.7 |  | V/ $\mu \mathrm{s}$ |
|  |  |  | MAX521_E |  |  |  |
|  |  |  | MAX521BM | 0.5 |  |  |
| Output Settling Time |  | To 1/2 LSB, 10k 2 and 100pF load (Note 7) |  | 6 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | Code $=00$ hex, all digital inputs from OV to VDD |  | 5 |  | nV -s |
| Digital-Analog Glitch Impulse |  | Code 128 to 127 |  | 12 |  | nV -s |
| Signal to Noise + Distortion Ratio | SINAD | $\begin{aligned} & \mathrm{V}_{\text {REF }}^{-}=4 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz}, \mathrm{VDD}=5 \mathrm{~V}, \\ & \text { Code }=\mathrm{FF} \text { hex } \end{aligned}$ |  | 87 |  | dB |
| Multiplying Bandwidth |  | $\mathrm{VREF}_{-}=4 \mathrm{Vp}-\mathrm{p}, 3 \mathrm{~dB}$ bandwidth |  | 1 |  | MHz |
| Wideband Amplifier Noise |  |  |  | 60 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Supply Voltage | VDD |  |  | 4.5 | 5.5 | V |
| Supply Current | IDD | Normal mode, output unloaded, all digital inputs OV or VDD | MAX521_C | 10 | 20 | mA |
|  |  |  | MAX521_E/BM | 10 | 24 |  |
|  |  | Power-down mode (PD = 1) |  | 4 | 20 | $\mu \mathrm{A}$ |

Note 5: Guaranteed by design.
Note 6: $I^{2} \mathrm{C}$ compatible mode.
Note 7: Output settling time is measured by taking the code from 00 hex to FF hex, and from FF hex to 00 hex.

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

## 

## TIMING CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock Frequency | fSCL |  | 0 | 400 | kHz |
| Bus Free Time Between a STOP and a START Condition | tBUF |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time, (Repeated) Start Condition | thD, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| LOW Period of the SCL Clock | tLow |  | 1.3 |  | $\mu \mathrm{s}$ |
| High Period of the SCL Clock | thigh |  | 0.6 |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition | tSU, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thd, DAT | (Note 8) | 0 | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tsu, DAT |  | 100 |  | ns |
| Rise Time of Both SDA and SCL Signals, Receiving | tR | (Note 9) | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| Fall Time of Both SDA and SCL Signals, Receiving | $\mathrm{t}_{\mathrm{F}}$ | (Note 9) | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| Fall Time of SDA Transmitting (Note 6) | $t_{F}$ | ISINK $\leq 6 \mathrm{~mA}$ (Note 9) | $20+0.1 \mathrm{Cb}$ | 250 | ns |
| Setup Time for STOP Condition | tSU, STO |  | 0.6 |  | $\mu \mathrm{s}$ |
| Capacitive Load for Each Bus Line | Cb |  |  | 400 | pF |
| Pulse Width of Spike Suppressed | tsp | (Notes 10, 11) | 0 | 50 | ns |

Note 8: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
Note 9: $\mathrm{Cb}=$ total capacitance of one bus line in pF . $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{f}}$ measured between $0.3 \mathrm{~V}_{D D}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.
Note 10: An input filter on the SDA and SCL input suppresses noise spikes less than 50 ns .
Note 11: Guaranteed by design.

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. )


## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs



## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

MAX521


Typical Operating Characteristics (continued)
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


REFERENCE FEEDTHROUGH AT 10kHz

$\mathrm{A}=$ REF1, 1V/div (4V.p.P)
$B=$ OUT1, $50 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
FILTER PASSBAND $=1 \mathrm{kHz}$ to 100 kHz
DAC CODE $=00$ HEX


A = REF1, 1V/div (4VP.P)
$B=$ OUT1, $50 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
FILTER PASSBAND $=10 \mathrm{kHz}$ to 1 MHz DAC CODE $=00$ HEX

# Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| DIP | SO/SSOP |  |  |
| 1 | 1 | OUT1 | DAC1 Voltage Output |
| 2 | 2 | OUT0 | DAC0 Voltage Output |
| 3 | 3 | REF1 | Reference Voltage Input for DAC1 |
| 4 | 4 | REF0 | Reference Voltage Input for DAC0 |
| - | $\begin{gathered} 7,9, \\ 16,20 \end{gathered}$ | N.C. | No Connect-not internally connected. |
| 5 | 5 | DGND | Digital Ground |
| 6 | 6 | AGND | Analog Ground |
| 7 | 8 | SCL | Serial Clock Input |
| 8 | 10 | SDA | Serial Data Input |
| 9 | 11 | OUT4 | DAC4 Voltage Output |
| 10 | 12 | OUT5 | DAC5 Voltage Output |
| 11 | 13 | OUT6 | DAC6 Voltage Output |
| 12 | 14 | OUT7 | DAC7 Voltage Output |
| 13 | 15 | ADO | Address Input 0; sets IC's slave address |
| 14 | 17 | AD1 | Address Input 1; sets IC's slave address |
| 15 | 18 | VDD | Power Supply, +5V |
| 16 | 19 | REF4 | Reference Voltage Input for DACs 4, 5, 6, and 7 |
| 17 | 21 | REF3 | Reference Voltage Input for DAC3 |
| 18 | 22 | REF2 | Reference Voltage Input for DAC2 |
| 19 | 23 | OUT3 | DAC3 Voltage Output |
| 20 | 24 | OUT2 | DAC2 Voltage Output |

## Detailed Description

Serial Interface
The MAX521 uses a simple two-wire serial interface requiring only two I/O lines (2-wire bus) of a standard microprocessor port. Figure 1 shows the timing diagram for signals on the wire bus. Figure 2 shows the typical application of the MAX521. The 2 -wire bus can have several devices (in addition to the MAX521) attached. The two bus lines (SDA and SCL) must be high when the bus is not in use. When in use, the port bits are toggled to generate the appropriate signals for SDA and SCL. External pull-up resistors are not required on these lines. The MAX521 can be used in applications where pull-up resistors are required (such as in $1^{2} \mathrm{C}$ systems) to maintain compatibility with the existing circuitry.
The MAX521 is a receive-only device and must be controlled by a bus master device. The MAX521 operates at SCL rates up to 400 kHz . A master device sends information to the MAX521 by transmitting the MAX521's address over the bus and then transmitting the desired information. Each transmission consists of a START condition, the MAX521's programmable slaveaddress, one or more command-byte/output-byte pairs (or a command byte alone, if it is the last byte in the transmission), and finally, a STOP condition (Figure 3).
The address byte and pairs of command and output bytes are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low. The only exceptions to this are the START and STOP conditions. SDA's state is sampled, and therefore must remain stable while SCL is high. Data is transmitted in 8 -bit bytes. Nine clock cycles are required to transfer the data bits to the MAX521. Set SDA low during the 9th clock cycle as the MAX521 pulls SDA low during this time. RC (see Figure 2) limits the current that flows during this time if SDA stays high for short periods of time.


Figure 1. Two-Wire Serial Interface Timing Diagram

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs



Figure 2. MAX521 Typical Application Circuit

The START and STOP Conditions When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 4). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

The Slave Address
The MAX521's slave address is seven bits long (Figure 5). The first five bits (MSBs) of the slave address have been factory programmed and are always 01010. The state of the MAX521 inputs AD0 and AD1 determine the final two bits of the 7-bit slave address. These input pins may be connected to VDD or DGND, or they may be actively driven by TTL or CMOS logic levels. There are four possible slave addresses for the MAX521, and therefore a maximum of four such devices may be on the bus at one time. The eighth bit (LSB) in the slave address byte should be low when writing to the MAX521.

The MAX521 watches the bus continuously, waiting for a START condition followed by its slave address. When it recognizes its slave address, it is ready to accept data.


Figure 4. All communications begin with a START condition and end with a STOP condition, both generated by a bus master.


Figure 3. A Complete Serial Transmission

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

The Command Byte and Output Byte A command byte follows the slave address. Figure 6 shows the format for the command byte. A command byte is usually followed by an output byte unless it is the last byte in the transmission. If it is the last byte, all bits except PD and RST are ignored. If an output byte


Figure 5. Address Byte


Figure 6. Command Byte
follows the command byte, A0-A2 of the command byte indicate the digital address of the DAC whose input data latch receives the digital output data. The data is transferred to the DAC's output latch during the STOP condition following the transmission. This allows all DACs to be updated and the new outputs to appear simultaneously (Figure 7).
Setting the PD bit high powers down the MAX521 following a STOP condition (Figure 8a). If a command byte with PD set high is followed by an output byte, the addressed DAC's input latch will be updated and the data will be transferred to the DAC's output latch following the STOP condition (Figure 8b). If the transmission's last command byte has PD high, the voltage outputs will not reflect the newly entered data because the DAC will enter power-down mode when the STOP condition is detected. When in power-down, the DAC outputs float. In this mode, the supply current is a maximum of $20 \mu \mathrm{~A}$. A command byte with the PD bit low returns the MAX521 to normal operation following a STOP condition, and the voltage outputs reflect the current outputlatch contents (Figures 9a and 9b). Because each subsequent command byte overwrites the previous PD bit, only the last command byte of a transmission affects the MAX521's power-down state.
Setting the RST bit high clears all DAC input latches. The DAC outputs remain unchanged until a STOP condition is detected (Figure 10a). If a reset is issued, the following output byte is ignored. Subsequent pairs of command/output bytes overwrite the input latches (Figure 10b).
All changes made during a transmission affect the MAX521's outputs only when the transmission ends and a STOP has been recognized. The R0, R1, and R2 bits are reserved bits that must be set to zero.


Figure 7. Setting DAC Outputs

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs



Figure 8. Entering the Power-Down State


Figure 9. Returning to Normal Operation from Power-Down


Figure 10. Resetting DAC Outputs
10

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

## ${ }^{12} \mathrm{C}$ Compatibility

The MAX521 is fully compatible with existing $\mathrm{I}^{2} \mathrm{C}$ systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low during the 9 th clock pulse. Figure 11 shows the MAX521 being used in a typical ${ }^{2} \mathrm{C}$ application.

Additional START Conditions
It is possible to interrupt a transmission to a MAX521 with a new START (repeated start) condition (perhaps addressing another device), which leaves the input latches with data that has not been transferred to the output latches (Figure 12). Only the currently addressed MAX521 will recognize a STOP condition and transfer data to its output latches. If the MAX521 is left with data in its input latches, the data can be transferred to the output latches the next time the device is addressed, as long as it receives at least one command byte and a STOP condition.

## Early Stop Conditions

The addressed MAX521 recognizes a STOP condition at any point in a transmission. If the STOP occurs during a command byte, all previous uninterrupted command and output byte pairs are accepted, the interrupted command byte is ignored, and the transmission ends (Figure 13a). If the STOP occurs during an output byte, all previous uninterrupted command and output byte pairs are accepted, the final command byte's PD and RST bits are accepted, the interrupted output byte is ignored, and the transmission ends (Figure 13b).


Figure 11. MAX521 Used in a Typical ${ }^{2} C$ Application Circuit


Figure 12. Repeated START Conditions

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs



Figure 13. Early STOP Conditions


Figure 14. DAC Simplified Circuit Diagram

## Analog Section

DAC Operation
The MAX521 contains eight matched voltage-output DACs. The DACs are inverted R-2R ladder networks that convert 8 -bit digital words into equivalent analog output voltages in proportion to the applied reference voltages. DAC0-DAC3 each have separate reference inputs while DAC4-DAC7 all share a common reference input. Figure 14 shows a simplified diagram of one of the eight DACs.

Reference Inputs
The MAX521 can be used for multiplying applications. The reference accepts a OV to VDD voltage, both DC and AC signals. The voltage at each REF input sets the full-scale output voltage for its respective DAC(s). The reference voltage must be positive. The DAC's input impedance is code dependent, with the lowest value occurring when the input code is 55 hex or 0101 0101, and the maximum value occurring when the input code is 00 hex. Since the REF input resistance (RIN) is code dependent, it must be driven by a circuit with low output impedance (no more than RIN $\div 2000$ ) to maintain output linearity. The REF input capacitance is also code dependent, with the maximum value occurring at code FF hex (typically 120 pF for REF4, and 30 pF for REF0-REF3). The output voltage for any DAC can be represented by a digitally programmable voltage source as: VOUT $=(N \times V$ REF $) / 256$, where $N$ is the numerical value of the DAC's binary input code.

## Output Buffer Amplifiers

The MAX521 voltage outputs (OUTO-OUT7) are internally buffered precision unity-gain followers that slew up to $1 \mathrm{~V} / \mu \mathrm{s}$. The outputs can swing from 0 V to $\mathrm{V}_{\mathrm{DD}}$. With a 0 V to 4 V (or 4 V to 0 V ) output transition, the amplifier outputs typically settle to $1 / 2$ LSB in $6 \mu$ s when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF . The buffer amplifiers are stable with any combination of resistive loads $\geq 2 \mathrm{k} \Omega$ and capacitive loads $\leq 300 \mathrm{pF}$.
The MAX521 is designed for unipolar-output, singlequadrant multiplication where the output voltages and the reference inputs are positive with respect to AGND. Table 1 shows the unipolar code.

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

Table 1. Unipolar Code Table

| DAC CONTENTS | ANALOG OUTPUT |
| :---: | :---: |
| 11111111 | $+V_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 10000001 | $+V_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $+V_{\text {REF }}\left(\frac{128}{256}\right)=\frac{V_{\text {REF }}}{2}$ |
| 01111111 | $+V_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $+V_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 00000000 | $0 V$ |

## Applications Information

Power-Supply Bypassing and Ground Management
Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to VDD and DGND as possible. The analog ground (AGND) and digital ground (DGND) pins should be connected in a "star" configuration to the highest quality ground available, which should be located as close to the MAX521 as possible.
Careful PC board layout minimizes crosstalk among DAC outputs, reference inputs, and digital inputs. Figure 15 shows the suggested PC board layout to minimize crosstalk


Figure 15. PC Board Layout for Minimizing Crosstalk (bottom view, DIP package)

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

| PART | TEMP. RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :---: | :---: | :---: | :---: |
| MAX521AEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | 1 |
| MAX521BEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | 2 |
| MAX521AEWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | 1 |
| MAX521BEWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | 2 |
| MAX521AEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | 1 |
| MAX521BEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | 2 |
| MAX521BMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP** | 2 |

* Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.
**Contact factory for availability.
Pin Configurations (continued)

_Chip Topography


TRANSISTOR COUNT: 4518
SUBSTRATE CONNECTED TO VDD

## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs



## Octal, 2-Wire Serial 8-Bit DAC with Rail-to-Rail Outputs

____________________(conackage Information


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
16 $\qquad$


[^0]:    Note 1: Input resistance is code dependent. The lowest input resistance occurs at code $=55$ hex
    Note 2: Input capacitance is code dependent. The highest input capacitance occurs at code = FF hex.
    Note 3: $V_{\text {REF }}=4 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{kHz}$. Channel-to-channel isolation is measured by setting the code of one DAC to FF hex and setting the code of all other DACs to 00 hex.
    Note 4: $V_{\text {REF }}=4 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{kHz}$, DAC code $=00$ hex

