### General Description


The MAX521 is an octal, 8-bit voltage-output digital-toanalog converter (DAC) with a simple 2-wire serial interface that allows communication between multiple devices. It operates from a single 5V supply and its internal precision buffers allow the DAC outputs to swing rail-to-rail. The reference input range includes both supply rails.

The MAX521 has five reference inputs. The first four DACs (DAC0–DAC3) each have a separate reference input (REF0–REF3), allowing each DAC's full-scale range to be set independently. The remaining four DACs (DAC4–DAC7) share the remaining reference input, REF4.

The MAX521 features a serial interface and internal software protocol, allowing communication at data rates up to 400kbps. The interface, combined with the double-buffered input configuration, allows the DAC registers to be updated individually or simultaneously. In addition, the device can be put into a low-power shutdown mode that reduces supply current to 4 $\mu$ A. Poweron reset ensures the DAC outputs are at 0V when power is initially applied.

The MAX521 is available in 20-pin DIP and 24-pin SO package as well as a space-saving 24-pin SSOP package.

\_\_\_\_\_\_Applications Minimum Component Analog Systems Digital Offset/Gain Adjustment Industrial Process Control Automatic Test Equipment Programmable Attenuators \_\_\_\_\_\_Pin Configurations



MIXIM


- \_Features
- Single +5V Supply
- Simple 2-Wire Serial Interface
- I<sup>2</sup>C Compatible
- Output Buffer Amplifiers Swing Rail-to-Rail
- Reference Input Range Includes Both Supply Rails
- Power-On Reset Clears All Latches
- 4µA Power-Down Mode

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	TUE (LSB)
MAX521ACPP	0°C to +70°C	20 Plastic DIP	1
MAX521BCPP	0°C to +70°C	20 Plastic DIP	2
MAX521ACWG	0°C to +70°C	24 Wide SO	1
MAX521BCWG	0°C to +70°C	24 Wide SO	2
MAX521ACAG	0°C to +70°C	24 SSOP	1
MAX521BCAG	0°C to +70°C	24 SSOP	2
MAX521BC/D	0°C to +70°C	Dice*	2

**Ordering Information continued at end of data sheet.** \*Dice are specified at  $T_A = +25$  °C, DC parameters only.

### Functional Diagram



Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

### **ABSOLUTE MAXIMUM RATINGS**

**MAX521** 

VDD to DGND	0.3V to +6V
V <sub>DD</sub> to AGND	0.3V to +6V
OUT0-OUT7	0.3V to (V <sub>DD</sub> + 0.3V)
REF0-REF4	0.3V to (V <sub>DD</sub> + 0.3V)
AD0, AD1	0.3V to (V <sub>DD</sub> + 0.3V)
SCL, SDA to DGND	-0.3V to +6V
AGND to DGND	0.3V to +0.3V
Maximum Current into Any Pin	
Continuous Power Dissipation (TA	= +70°C)

NIAAJ21_C	
MAX521_E	40°C to +85°C
MAX521BMJP	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

20-Pin Plastic DIP (derate 11.11mW/°C above +70°C)....889mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

$(V_{DD} = 5V \pm 10\%, V_{REF} = 4V, R_{L}$	$= 10k\Omega, C_{L} = 100pF,$	$T_A = T_{MIN}$ to $T_{MAX}$ , unless of	therwise noted. Typical values are T	A = +25°C.)
--	-------------------------------	--	--------------------------------------	-------------

PARAMETER	SYMBOL	CONDI	IONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY							1
Resolution				8			Bits
Total Unadjusted Error	TUF		MAX521A			±1.5	LSB
	TOL		MAX521B			±2.0	LJD
Differential Nonlinearity	DNL	Guaranteed monot	onic			±1.0	LSB
			MAX521_C			18	
Zero-Code-Error	ZCE	Code = 00 hex	MAX521_E			20	mV
			MAX521BM			20	
			MAX521_C		±1		
Zero-Code-Error Supply Rejection		Code = 00 hex	MAX521_E		±1		mV
			MAX521BM		±1		
Zero-Code-Error Temperature Coefficient		Code = 00 hex			±10		μV/°C
			MAX521_C			18	mV
Full-Scale Error		Code = FF hex	MAX521_E			20	
			MAX521BM			20	
		Code = FF hex $V_{DD} = 5V \pm 10\%$	MAX521_C		±1		mV
Full-Scale-Error Supply Rejection			MAX521_E		±1		
		100 01 21070	MAX521BM		±1		
Full-Scale-Error Temperature Coefficient					±10		µV/°C
REFERENCE INPUTS							
Input Voltage Range				0		V <sub>DD</sub>	V
Input Resistance	RIN	Code = 55 hex	REF4	4	6		kΩ
input Resistance	NIN	(Note 1)	REF0-REF3	16	24		
Input Current		PD = 1				±10	μA
Input Capacitance		Code = FF hex	REF4		120		рE
		(Note 2)	REF0-REF3		30		— pF
Channel-to-Channel Isolation		(Note 3)	- ·		-60		dB
AC Feedthrough		(Note 4)			-70		dB

Note 1: Input resistance is code dependent. The lowest input resistance occurs at code = 55 hex.

Note 1: Input resistance is code dependent. The highest input resistance occurs at code = 55 nex.
Note 2: Input capacitance is code dependent. The highest input capacitance occurs at code = FF hex.
Note 3: V<sub>REF</sub> = 4Vp-p, 10kHz. Channel-to-channel isolation is measured by setting the code of one DAC to FF hex and setting the code of all other DACs to 00 hex.
Note 4: V<sub>REF</sub> = 4Vp-p, 10kHz, DAC code = 00 hex.

2

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 5V \pm 10\%, V_{REF_} = 4V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are  $T_A = +25^{\circ}C.$ )

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS	
DAC OUTPUTS	1	1		1				
Full-Scale Output Voltage				0		Vdd	V	
		OUT_ = 4V, 0mA to 2.5mA			0.25			
Output Load Regulation		V <sub>REF</sub> = V <sub>DD</sub> , code = FF hex,	0μΑ to 500μΑ, MAX521_C/E		1.5		LSB	
		VREF_ = VDD, code = FF hex, 0µA to 500µA, MAX521BM			2.0		1	
Output Leakage Current		OUT_ = 0V to V <sub>DD</sub> , PD = 1				±10	μA	
DIGITAL INPUTS SCL, SDA	1	<u>I</u>					.1	
	VIH			0.7V <sub>DD</sub>				
Input High Voltage	VIL					0.3V <sub>DD</sub>	V	
Input Current	lin	$0V \le V_{IN} \le V_{DD}$				±10	μA	
Input Hysteresis	VHYST	(Note 5)		0.05VDD	)		V	
Input Capacitance	CIN	(Note 5)				10	рF	
DIGITAL INPUTS AD0, AD1								
Input High Voltage	VIN			2.4			V	
Input Low Voltage	VIL					0.8	V	
Input Leakage	lin	$V_{IN} = 0V$ to $V_{DD}$				±10	μA	
DIGITAL OUTPUT SDA (Note 6)	)							
Output Low Voltage	V <sub>OL</sub>	Isink = 3mA				0.4	v	
Oulput Low Voltage		I <sub>SINK</sub> = 6mA				0.6	1	
Three-State Leakage Current	١L	$V_{IN} = 0V$ to $V_{DD}$				±10	μA	
Three-State Output Capacitance	COUT	(Note 5)				10	рF	
DYNAMIC PERFORMANCE								
			MAX521_C		1.0			
Voltage Output Slew Rate		Positive and negative	MAX521_E		0.7		V/µs	
		T. 1/0 LCD 10LO L100	MAX521BM		0.5			
Output Settling Time		To 1/2 LSB, 10k $\Omega$ and 100p Code = 00 hex, all digital in			6		μs	
Digital Feedthrough		$OV to V_{DD}$	JUIS II OITI		5		nV-s	
Digital-Analog Glitch Impulse		Code 128 to 127			12		nV-s	
Signal to Noise + Distortion Ratio	SINAD	V <sub>REF</sub> = 4Vp-p at 1kHz, V <sub>DD</sub> Code = FF hex	) = 5V,		87		dB	
Multiplying Bandwidth		V <sub>REF</sub> = 4Vp-p, 3dB bandwidth			1		MHz	
Wideband Amplifier Noise					60		μVrms	
POWER REQUIREMENTS		I					1	
Supply Voltage	Vdd			4.5		5.5	V	
		Normal mode, output unloaded, all digital inputs	MAX521_C		10	20	mA	
Supply Current		OV or V <sub>DD</sub>	MAX521_E/BM		10	24	110/	
		Power-down mode (PD = 1)			4	20	μA	

Note 5: Guaranteed by design.

**Note 6:** I<sup>2</sup>C compatible mode.

Note 7: Output settling time is measured by taking the code from 00 hex to FF hex, and from FF hex to 00 hex.

### TIMING CHARACTERISTICS

(V\_DD = 5V ±10%, T\_A = T\_MIN to T\_MAX, unless otherwise noted. Typical values are T\_A = +25 °C.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
Serial Clock Frequency	fscl		0	400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3		μs
Hold Time, (Repeated) Start Condition	thd, sta		0.6		μs
LOW Period of the SCL Clock	tLOW		1.3		μs
High Period of the SCL Clock	thigh		0.6		μs
Setup Time for a Repeated START Condition	tsu, sta		0.6		μs
Data Hold Time	thd, dat	(Note 8)	0	0.9	μs
Data Setup Time	tsu, dat		100		ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Note 9)	20 + 0.1Cb	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Note 9)	20 + 0.1Cb	300	ns
Fall Time of SDA Transmitting (Note 6)	tF	IsiNK ≤ 6mA (Note 9)	20 + 0.1Cb	250	ns
Setup Time for STOP Condition	tsu, sto		0.6		μs
Capacitive Load for Each Bus Line	Cb			400	pF
Pulse Width of Spike Suppressed	tsp	(Notes 10, 11)	0	50	ns


Note 8: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

Note 9: Cb = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>f</sub> measured between 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

**Note 10:** An input filter on the SDA and SCL input suppresses noise spikes less than 50ns.

Note 11: Guaranteed by design.


4




### **Typical Operating Characteristics**

M/IXI/M

**MAX521** 









B = OUT1, 5mV/div DAC CODE = 7F HEX REF1 = 5V

**REFERENCE FEEDTHROUGH AT 10kHz** 




A = REF1, 1V/div (4V<sub>P-P</sub>)  $B = OUT1, 50\mu V/div, UNLOADED$ FILTER PASSBAND = 1kHz to 100kHz DAC CODE = 00 HEX

**REFERENCE FEEDTHROUGH AT 1kHz** 



A = REF1, 1V/div (4VP-P)  $B = OUT1, 50\mu V/div, UNLOADED$ FILTER PASSBAND = 100Hz to 10kHz DAC CODE = 00 HEX

**REFERENCE FEEDTHROUGH AT 100kHz** 



A = REF1, 1V/div ( $4V_{P-P}$ ) B = OUT1, 50 $\mu$ V/div, UNLOADED FILTER PASSBAND = 10kHz to 1MHz DAC CODE = 00 HEX

**WIXIW** 

PIN		NAME	FUNCTION
DIP	SO/SSOP		FUNCTION
1	1	OUT1	DAC1 Voltage Output
2	2	OUT0	DAC0 Voltage Output
3	3	REF1	Reference Voltage Input for DAC1
4	4	REFO	Reference Voltage Input for DAC0
_	7, 9, 16, 20	N.C.	No Connect—not internally connected.
5	5	DGND	Digital Ground
6	6	AGND	Analog Ground
7	8	SCL	Serial Clock Input
8	10	SDA	Serial Data Input
9	11	OUT4	DAC4 Voltage Output
10	12	OUT5	DAC5 Voltage Output
11	13	OUT6	DAC6 Voltage Output
12	14	OUT7	DAC7 Voltage Output
13	15	AD0	Address Input 0; sets IC's slave address
14	17	AD1	Address Input 1; sets IC's slave address
15	18	V <sub>DD</sub>	Power Supply, +5V
16	19	REF4	Reference Voltage Input for DACs 4, 5, 6, and 7
17	21	REF3	Reference Voltage Input for DAC3
18	22	REF2	Reference Voltage Input for DAC2
19	23	OUT3	DAC3 Voltage Output
20	24	OUT2	DAC2 Voltage Output

### Pin Description

### \_Detailed Description


### Serial Interface

**MAX52** 

The MAX521 uses a simple two-wire serial interface requiring only two I/O lines (2-wire bus) of a standard microprocessor port. Figure 1 shows the timing diagram for signals on the wire bus. Figure 2 shows the typical application of the MAX521. The 2-wire bus can have several devices (in addition to the MAX521) attached. The two bus lines (SDA and SCL) must be high when the bus is not in use. When in use, the port bits are toggled to generate the appropriate signals for SDA and SCL. External pull-up resistors are not required on these lines. The MAX521 can be used in applications where pull-up resistors are required (such as in I<sup>2</sup>C systems) to maintain compatibility with the existing circuitry.

The MAX521 is a receive-only device and must be controlled by a bus master device. The MAX521 operates at SCL rates up to 400kHz. A master device sends information to the MAX521 by transmitting the MAX521's address over the bus and then transmitting the desired information. Each transmission consists of a START condition, the MAX521's programmable slaveaddress, one or more command-byte/output-byte pairs (or a command byte alone, if it is the last byte in the transmission), and finally, a STOP condition (Figure 3).

The address byte and pairs of command and output bytes are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low. The only exceptions to this are the START and STOP conditions. SDA's state is sampled, and therefore must remain stable while SCL is high. Data is transmitted in 8-bit bytes. Nine clock cycles are required to transfer the data bits to the MAX521. Set SDA low during the 9th clock cycle as the MAX521 pulls SDA low during this time. Rc (see Figure 2) limits the current that flows during this time if SDA stays high for short periods of time.





**MAX521** 




Figure 2. MAX521 Typical Application Circuit

### The START and STOP Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 4). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

#### The Slave Address

The MAX521's slave address is seven bits long (Figure 5). The first five bits (MSBs) of the slave address have been factory programmed and are always 01010. The state of the MAX521 inputs AD0 and AD1 determine the final two bits of the 7-bit slave address. These input pins may be connected to VDD or DGND, or they may be actively driven by TTL or CMOS logic levels. There are four possible slave addresses for the MAX521, and therefore a maximum of four such devices may be on the bus at one time. The eighth bit (LSB) in the slave address byte should be low when writing to the MAX521.

The MAX521 watches the bus continuously, waiting for a START condition followed by its slave address. When it recognizes its slave address, it is ready to accept data.




Figure 4. All communications begin with a START condition and end with a STOP condition, both generated by a bus master.




Figure 3. A Complete Serial Transmission

M/X/M

#### The Command Byte and Output Byte

A command byte follows the slave address. Figure 6 shows the format for the command byte. A command byte is usually followed by an output byte unless it is the last byte in the transmission. If it is the last byte, all bits except PD and RST are ignored. If an output byte





Figure 5. Address Byte






follows the command byte, A0–A2 of the command byte indicate the digital address of the DAC whose input data latch receives the digital output data. The data is transferred to the DAC's output latch during the STOP condition following the transmission. This allows all DACs to be updated and the new outputs to appear simultaneously (Figure 7).

**MAX521** 

Setting the PD bit high powers down the MAX521 following a STOP condition (Figure 8a). If a command byte with PD set high is followed by an output byte, the addressed DAC's input latch will be updated and the data will be transferred to the DAC's output latch following the STOP condition (Figure 8b). If the transmission's last command byte has PD high, the voltage outputs will not reflect the newly entered data because the DAC will enter power-down mode when the STOP condition is detected. When in power-down, the DAC outputs float. In this mode, the supply current is a maximum of 20µA. A command byte with the PD bit low returns the MAX521 to normal operation following a STOP condition, and the voltage outputs reflect the current outputlatch contents (Figures 9a and 9b). Because each subsequent command byte overwrites the previous PD bit, only the last command byte of a transmission affects the MAX521's power-down state.

Setting the RST bit high clears all DAC input latches. The DAC outputs remain unchanged until a STOP condition is detected (Figure 10a). If a reset is issued, the following output byte is ignored. Subsequent pairs of command/output bytes overwrite the input latches (Figure 10b).

All changes made during a transmission affect the MAX521's outputs only when the transmission ends and a STOP has been recognized. The R0, R1, and R2 bits are reserved bits that must be set to zero.
















Figure 8. Entering the Power-Down State











10

M/IXI/M

### I<sup>2</sup>C Compatibility

The MAX521 is fully compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low during the 9th clock pulse. Figure 11 shows the MAX521 being used in a typical I<sup>2</sup>C application.

#### Additional START Conditions

It is possible to interrupt a transmission to a MAX521 with a new START (repeated start) condition (perhaps addressing another device), which leaves the input latches with data that has not been transferred to the output latches (Figure 12). Only the currently addressed MAX521 will recognize a STOP condition and transfer data to its output latches. If the MAX521 is left with data in its input latches, the data can be transferred to the output latches the next time the device is addressed, as long as it receives at least one command byte and a STOP condition.

#### Early Stop Conditions

The addressed MAX521 recognizes a STOP condition at any point in a transmission. If the STOP occurs during a command byte, all previous uninterrupted command and output byte pairs are accepted, the interrupted command byte is ignored, and the transmission ends (Figure 13a). If the STOP occurs during an output byte, all previous uninterrupted command and output byte pairs are accepted, the final command byte's PD and RST bits are accepted, the interrupted output byte is ignored, and the transmission ends (Figure 13b).




Figure 11. MAX521 Used in a Typical I<sup>2</sup>C Application Circuit




Figure 12. Repeated START Conditions

**M**/XI/M

11

**MAX521** 






Figure 13. Early STOP Conditions




Figure 14. DAC Simplified Circuit Diagram

### Analog Section DAC Operation

The MAX521 contains eight matched voltage-output DACs. The DACs are inverted R-2R ladder networks that convert 8-bit digital words into equivalent analog output voltages in proportion to the applied reference voltages. DAC0-DAC3 each have separate reference inputs while DAC4-DAC7 all share a common reference input. Figure 14 shows a simplified diagram of one of the eight DACs.

#### **Reference Inputs**

The MAX521 can be used for multiplying applications. The reference accepts a OV to VDD voltage, both DC and AC signals. The voltage at each REF input sets the full-scale output voltage for its respective DAC(s). The reference voltage must be positive. The DAC's input impedance is code dependent, with the lowest value occurring when the input code is 55 hex or 0101 0101, and the maximum value occurring when the input code is 00 hex. Since the REF input resistance (RIN) is code dependent, it must be driven by a circuit with low output impedance (no more than RIN ÷ 2000) to maintain output linearity. The REF input capacitance is also code dependent, with the maximum value occurring at code FF hex (typically 120pF for REF4, and 30pF for REF0-REF3). The output voltage for any DAC can be represented by a digitally programmable voltage source as: VOUT = (N x VREF) / 256, where N is the numerical value of the DAC's binary input code.


#### **Output Buffer Amplifiers**

The MAX521 voltage outputs (OUTO-OUT7) are internally buffered precision unity-gain followers that slew up to 1V/µs. The outputs can swing from 0V to Vpp. With a 0V to 4V (or 4V to 0V) output transition, the amplifier outputs typically settle to 1/2LSB in 6µs when loaded with 10k $\Omega$  in parallel with 100pF. The buffer amplifiers are stable with any combination of resistive loads ≥2k $\Omega$  and capacitive loads ≤300pF.

The MAX521 is designed for unipolar-output, singlequadrant multiplication where the output voltages and the reference inputs are positive with respect to AGND. Table 1 shows the unipolar code.

### Table 1. Unipolar Code Table

DAC CONTENTS	ANALOG OUTPUT			
1111111	+ V <sub>REF</sub> ( <u>255</u> )			
10000001	+ V <sub>REF</sub> ( <u>129</u> )			
1000000	$+ V_{\text{REF}} \left( \frac{128}{256} \right) = \frac{V_{\text{REF}}}{2}$			
0111111	+ V <sub>REF</sub> ( <u>127</u> )			
00000001	+ V <sub>REF</sub> ( <u>1</u> 256)			
0000000	OV			



### Applications Information

#### Power-Supply Bypassing and Ground Management

Bypass V<sub>DD</sub> with a  $0.1\mu$ F capacitor, located as close to V<sub>DD</sub> and DGND as possible. The analog ground (AGND) and digital ground (DGND) pins should be connected in a "star" configuration to the highest quality ground available, which should be located as close to the MAX521 as possible.

Careful PC board layout minimizes crosstalk among DAC outputs, reference inputs, and digital inputs. Figure 15 shows the suggested PC board layout to minimize crosstalk


Figure 15. PC Board Layout for Minimizing Crosstalk (bottom view, DIP package)

-
2
<b>D</b>
X
2
2
2

### \_Ordering Information (continued)


PART	TEMP. RANGE	PIN-PACKAGE	TUE (LSB)
MAX521AEPP	-40°C to +85°C	20 Plastic DIP	1
MAX521BEPP	-40°C to +85°C	20 Plastic DIP	2
MAX521AEWG	-40°C to +85°C	24 Wide SO	1
MAX521BEWG	-40°C to +85°C	24 Wide SO	2
MAX521AEAG	-40°C to +85°C	24 SSOP	1
MAX521BEAG	-40°C to +85°C	24 SSOP	2
MAX521BMJP	-55°C to +125°C	20 CERDIP**	2

\* Dice are specified at  $T_A = +25^{\circ}C$ , DC parameters only. \*\*Contact factory for availability.



### \_\_Pin Configurations (continued)






TRANSISTOR COUNT: 4518 SUBSTRATE CONNECTED TO V<sub>DD</sub>


M/IXI/M

#### MILLIMETERS INCHES DIM Е MIN MAX MIN MAX А 0.200 5.08 E1 D ۲ A1 0.015 0.38 \_ \_ 4.45 4 A3 A2 0.125 0.175 3.18 2.03 A3 0.055 0.080 1.40 A2 4 Α Ĭ В 0.016 0.022 0.56 0.41 B1 0.045 0.065 1.14 1.65 С 0.008 0.012 0.20 0.30 D1 0.005 0.080 0.13 2.03 A1 0° - 15° Е 0.300 0.325 7.62 8.26 E1 0.240 0.310 6.10 7.87 С 0.100 2 54 B1 е eА 0.300 7.62 B ---eВ eВ 0.400 10.16 0.115 0.150 2 92 3.81 L 🗕 D1 INCHES MILLIMETERS PKG. DIM **Plastic DIP** PINS MIN MAX MIN MAX PLASTIC Р D 8 0.348 0.390 8.84 9.91 Р **DUAL-IN-LINE** D 14 0.735 0.765 18.67 19.43 Ρ D 16 0.745 0.765 18.92 19.43 PACKAGE Ρ D 18 0.885 0.915 22.48 23.24 (0.300 in.) Р D 20 1.015 1.045 25.78 26.54 Ν D 24 1.14 1.265 28.96 32.13



### Package Information

**MAX521** 



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products

16

Printed USA

is a registered trademark of Maxim Integrated Products.