DALLAS JUIXI

www.maxim-ic.com

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Unlimited write cycles
- Low-power CMOS operation
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full \pm 10% V_{CC} operating range (DS1249Y)
- Optional ± 5% V_{CC} operating range (DS1249AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND
- JEDEC standard 32-pin DIP package

PIN ASSIGNMENT

NC	1	32	V_{CC}
A16	2	31	A15
A14	3	30	A17
A12	4	29	WE
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	<u>A1</u> 0
A1	11	22	CE
A0	12	21 🔳	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
GND	16	17	DQ3

32-Pin ENCAPSULATED PACKAGE 740-mil EXTENDED

PIN DESCRIPTION

A0 - A17	- Address Inputs
DQ0 - DQ7	- Data In/Data Out
CE	- Chip Enable
WE	- Write Enable
ŌĒ	- Output Enable
V _{CC}	- Power (+5V)
GND	- Ground
NC	- No Connect

DESCRIPTION

The DS1249 2048k Nonvolatile SRAMs are 2,097,152-bit, fully static, nonvolatile SRAMs organized as 262,144 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1249 devices execute a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 18 address inputs (A₀ - A₁₇) defines which of the 262,144 bytes of data is accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} access times are also satisfied. If \overline{OE} and \overline{CE} access times are not satisfied, then data access must be measured from the later-occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than t_{ACC}.

WRITE MODE

The DS1249 executes a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later-occurring falling edge of \overline{CE} or WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1249AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1249Y provides full-functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protects themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1249AB and 4.5 volts for the DS1249Y.

FRESHNESS SEAL

Each DS1249 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground **Operating Temperature** Storage Temperature Soldering Temperature Caution: Do Not Reflow

-0.3V to +6.0V 0°C to 70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts +260°C for 10 seconds (Wave or Hand Solder Only)

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (t _A : See Note 10)						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
DS1249AB Power Supply Voltage	V _{CC}	4.75	5.0	5.25	V	
DS1249Y Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Logic 1	V _{IH}	2.2		V _{CC}	V	
Logic 0	V _{IL}	0.0		0.8	V	

DC ELECTRICAL $(V_{CC}=5V \pm 5\% \text{ for } DS1249AB)$ (t_A : See Note 10) (V_{CC} =5V ± 10% for DS1249Y) CHARACTERISTICS PARAMETER **SYMBOL** MIN TYP MAX UNITS NOTES Input Leakage Current -2.0+2.0III. μA I/O Leakage Current $\overline{CE} \ge V_{IH} \le V_{CC}$ -2.0 +2.0 I_{IO} μA Output Current @ 2.4V -1.0 IOH mA Output Current @ 0.4V 2.0 IOL mA 1.0 1.5 Standby Current $\overline{CE} = 2.2V$ I_{CCS1} mA Standby Current $\overline{CE} = V_{CC} - 0.5V$ 100 150 I_{CCS2} μA 85 **Operating Current** I_{CCO1} mA Write Protection Voltage (DS1249AB) V_{TP} 4.75 V 4.50 4.62 Write Protection Voltage (DS1249Y) V_{TP} 4.25 4.37 4.5 V


CAPACITANCE

PARAMETER SYMBOL TYP UNITS **NOTES** MIN MAX pF Input Capacitance 10 20 C_{IN} Input/Output Capacitance C_{I/O} 10 20 pF


(t_A=25°C)

AC ELECTRICAL				•		for DS	1249AB)
CHARACTERISTICS	(t _A : S	(t _A : See Note 10) (DS1249AB-70 DS1249Y-70		(V _{CC} =5V ± 10 DS1249AB-100 DS1249Y-100		% for DS	51249Y)
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	70		100		ns	
Access Time	t _{ACC}		70		100	ns	
\overline{OE} to Output Valid	t _{OE}		35		50	ns	
$\overline{\text{CE}}$ to Output Valid	t _{CO}		70		100	ns	
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		25		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	70		100		ns	
Write Pulse Width	t _{WP}	55		75		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1} t _{WR2}	5 15		5 15		ns ns	12 13
Output High Z from \overline{WE}	t _{ODW}		25		35	ns	5
Output Active from WE	t _{OEW}	5		5		ns	5
Data Setup Time	t _{DS}	30		40		ns	4
Data Hold Time	t _{DH1} t _{DH2}	0 10		0 10		ns ns	12 13

READ CYCLE




WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, and 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING (t _A : See Note 10)						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
V_{CC} Fail Detect to \overline{CE} and \overline{WE} Inactive	t _{PD}			1.5	μs	11
V_{CC} slew from V_{TP} to $0V$	t _F	150			μs	
V_{CC} slew from 0V to V_{TP}	t _R	150			μs	
V_{CC} Valid to \overline{CE} and \overline{WE} Inactive	t _{PU}			2	ms	
V _{CC} Valid to End of Write Protection	t _{REC}			125	ms	

(t_A=25°C)

					, (i	$A^{-25}0)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. $\overline{\text{WE}}$ is high for a Read Cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the \overline{CE} low transition occurs simultaneously with or latter than the \overline{WE} low transition in Write Cycle 1, the output buffers remain in a high-impedance state during this period.
- 7. If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in high-impedance state during this period.
- 8. If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1249 has a built-in switch that disconnects the lithium source until the user first applies V_{CC}. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user. This parameter is assured by component selection, process control, and design. It is not measured directly during production testing.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power-down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- 12. t_{WR1} and t_{DH1} are measured from \overline{WE} going high.
- 13. t_{WR2} and t_{DH2} are measured from \overline{CE} going high.
- 14. DS1249 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

DC TEST CONDITIONS

Outputs Open Cycle = 200 ns for operating current All voltages are referenced to ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input pulse Rise and Fall Times: 5 ns


ORDERING INFORMATION


PART NUMBER	TEMPERATURE RANGE	SUPPLY TOLERANCE	PIN/PACKAGE	SPEED GRADE
DS1249AB-70	$0^{\circ}C$ to $+70^{\circ}C$	$5V \pm 5\%$	32 / 740 EMOD	70ns
DS1249AB-70#	$0^{\circ}C$ to $+70^{\circ}C$	$5V \pm 5\%$	32 / 740 EMOD	70ns
DS1249AB-70IND	-40°C to +85°C	$5V \pm 5\%$	32 / 740 EMOD	70ns
DS1249AB-70IND#	-40°C to +85°C	5V ± 5%	32 / 740 EMOD	70ns
DS1249AB-100	0°C to +70°C	$5V \pm 5\%$	32 / 740 EMOD	100ns
DS1249AB-100#	0°C to +70°C	$5V \pm 5\%$	32 / 740 EMOD	100ns
DS1249Y-70	0°C to +70°C	$5V \pm 10\%$	32 / 740 EMOD	70ns
DS1249Y-70#	0°C to +70°C	$5V \pm 10\%$	32 / 740 EMOD	70ns
DS1249Y-70IND	-40°C to +85°C	$5V \pm 10\%$	32 / 740 EMOD	70ns
DS1249Y-70IND#	-40°C to +85°C	$5V \pm 10\%$	32 / 740 EMOD	70ns
DS1249Y-100	0°C to +70°C	$5V \pm 10\%$	32 / 740 EMOD	100ns
DS1249Y-100#	0°C to +70°C	$5V \pm 10\%$	32 / 740 EMOD	100ns

Denotes RoHS-compliant product.

* DS9034PC or DS9034PCI (PowerCap) required. Must be ordered separately.

DS1249Y/AB NONVOLATILE SRAM, 32-PIN, 740-MIL EXTENDED MODULE





PKG	32-	PIN
DIM	MIN	MAX
A IN.	2.080	2.100
MM	52.83	53.34
B IN.	0.715	0.740
MM	18.16	18.80
C IN.	0.395	0.405
MM	10.03	10.29
D IN.	0.280	0.310
MM	7.11	7.49
E IN.	0.015	0.030
MM	0.38	0.76
F IN.	0.120	0.160
MM	3.05	4.06
GIN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.025
MM	0.43	0.58

							ENGLISH • ?	'??? • ??? • ??
/N//)	XI/N					SI	TE RCH	PART NO SEARCH
VHAT'S NEW	PRODUCTS	SOLUTIONS	DESIGN	APPNOTES	SUPPORT	BUY	COMPANY	MEMBERS
			C	DS1249A	В			
			Par	t Number T	able			
Notes:								
	the DS1249AB (QuickView Data	Sheet for furt	her information	on this product f	amily or dow	nload the DS124	19AB full
_ <u> </u>	sheet (PDF, 196	,			· · · · · · · · · · · · · · · · · · ·			
data	· · · ·	iks for nurchasii	nd parts are in	sted at http://v	ww maxim-ic co	m/sales		
data 2. Other 3. Didn'	r options and lin				t assistance in fi		usually within on	ie business
data 2. Other 3. Didn' day. 4. Part	r options and lin 't Find What You	Need? Ask our	applications e	ngineers. Exper		nding parts, u	,	

Part Number	Notes	Free Sample	Buy Direct	Package: TYPE PINS SIZE DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
DS1249AB-100#				MOD;32 pin;600 Dwg: 56-G0002-001A (PDF) Use pkgcode/variation: MDT32#7*	0C to +70C	RoHS/Lead-Free: Yes Materials Analysis
DS1249AB-70#				MOD;32 pin;600 Dwg: 56-G0002-001A (PDF) Use pkgcode/variation: MDT32#7*	0C to +70C	RoHS/Lead-Free: Yes Materials Analysis
DS1249AB-85#				MOD;32 pin;600 Dwg: 56-G0002-001A (PDF) Use pkgcode/variation: MDT32#7*	0C to +70C	RoHS/Lead-Free: Yes Materials Analysis
DS1249AB-85IND#				MOD;32 pin;600 Dwg: 56-G0002-001A (PDF) Use pkgcode/variation: MDT32#7*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
DS1249AB-70IND#				MOD;32 pin;600 Dwg: 56-G0002-001A (PDF) Use pkgcode/variation: MDT32#7*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
DS1249AB-100	5% Tolerance, 100ns			module	0C to +70C	RoHS/Lead-Free: No
DS1249AB-70	5% Tolerance, 70ns			module	0C to +70C	RoHS/Lead-Free: No

DS1249AB-85			module	0C to +70C	RoHS/Lead-Free: No		
DS1249AB-85IND			module	-40C to +85C	RoHS/Lead-Free: No		
DS1249AB-70IND	5% Tolerance, 70ns		module	-40C to +85C	RoHS/Lead-Free: No		
Didn't Find What You Need?							
CONTACT US: SEND US AN EMAIL							
	Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy						