SCBS001B - SEPTEMBER 1987 - REVISED NOVEMBER 1993

20 🛛 V_{CC}

18 B1

17 B2

15 B4

14 **П** B5

13 🛛 B6

12 🛛 B7

OEBA

17 B2

15 B4

14

B1 18 Ē

B3 16

B5

20 0E/

10 11 12 13

GND B8 B7 B7 B6

20 19

11 B8

SN54BCT620A ... FK PACKAGE

(TOP VIEW)

16 ПВЗ

19 OEBA

SN54BCT620A . . . J OR W PACKAGE

SN74BCT620A ... DW OR N PACKAGE

(TOP VIEW)

1

2

3

7

10

2 1

OEAB

A1 [

A2 []

A3 [4

A4 [5

A6 🛛

А7 П 8 A8 🛛 9

GND L

A3 A4 П 5

A5 ∐ 6

A6 Π7

A7 Π 8

9

A5 🛛 6

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- P-N-P Inputs Reduce DC Loading
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (J, N)

description

The 'BCT620A bus transceiver is designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing. The 'BCT620A provides inverted data at its outputs.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEAB and OEBA) inputs.

The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. In this way, each output reinforces its input in this configuration.

The SN54BCT620A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT620A is characterized for operation from 0°C to 70°C.

INP	UTS	
OEBA	OEAB	OPERATION
L	L	B data to A bus
L	Н	B data to A bus, A data to B bus
н	L	Isolation
н	Н	A data to B bus

FUNCTION TABLE


	OEAB	OEBA
E	L	L

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCBS001B - SEPTEMBER 1987 - REVISED NOVEMBER 1993

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

⁺ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		– 0.5 V to 7 V
Input voltage range: Control inputs (see	Note 1)	$\dots \dots \dots \dots \dots \dots - 0.5$ V to 7 V
I/O ports (see Note	1)	\ldots — 0.5 V to 5.5 V
Voltage range applied to any output in th	e disabled or power-off state, VO	\ldots — 0.5 V to 5.5 V
Voltage range applied to any output in th	ne high state, V _O	$\dots \dots \dots \dots \dots - 0.5$ V to V _{CC}
Input clamp current, IIK		–30 mA
Current into any output in the low state:	SN54BCT620A	96 mA
:	SN74BCT620A	128 mA
Operating free-air temperature range:	SN54BCT620A	– 55°C to 125°C
:	SN74BCT620A	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SN	54BCT62	20A	SN74BCT620A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
IIK	Input clamp current			-18			-18	mA	
		A port			-3			-3	
ЮН	High-level output current	B port			-12			-15	mA
		A port			20			24	
IOL	Low-level output current B port				48			64	mA
TA	Operating free-air temperature	•	-55		125	0		70	°C



SCBS001B - SEPTEMBER 1987 - REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					54BCT62	20A	SN	74BCT62	20A		
F	PARAMETER	TES	T CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V	
			I _{OH} = -1 mA	2.5	3.4		2.5	3.4			
	A port	$V_{CC} = 4.5 V$	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
Vон			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V	
	B port	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2	3.2						
			I _{OH} = -15 mA	I _{OH} = -15 mA		2	3.1				
	Aport	$V_{00} = 45 V_{0}$	I _{OL} = 20 mA		0.3	0.5					
Va	A port	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V	
VOL	Dinort		I _{OL} = 48 mA		0.38	0.55				V	
	B port	V _{CC} = 4.5 V	I _{OL} = 64 mA					0.42	0.55		
L	A or B port					1			1	A	
lj	OEAB or OEBA	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA	
. +	A or B port		<u>\</u>			70			70	A	
IIH‡	OEAB or OEBA	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA	
†	A or B port					-0.65			-0.65	mA	
IIL‡	OEAB or OEBA	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA	
	A port		N 0	-60		-150	-60		-150	A	
los§	B port	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA	
ICCL	A to B	V _{CC} = 5.5 V			53	84		53	84	mA	
ICCH	A to B	V _{CC} = 5.5 V			23	37		23	37	mA	
ICCZ		V _{CC} = 5.5 V			4	10		4	10	mA	
Ci	OEAB or OEBA	V _{CC} = 5 V,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$		5			5		pF	
<u> </u>	A to B		V _O = 2.5 V or 0.5 V		9			9		nE	
Cio	B to A	V _{CC} = 5 V,	VO = 2.3 V 01 0.5 V		12			12		pF	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCBS001B - SEPTEMBER 1987 - REVISED NOVEMBER 1993

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)			V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX [†]			
			′B	CT620A	ι	SN54BCT620A		SN74BCT620A		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	^	р	0.6	3.4	5.2	0.6	6.2	0.6	5.8	ns
^t PHL	A	В	0.1	1.9	3.4	0.1	3.7	0.1	3.6	
^t PLH	6	•	0.9	4.1	6	0.9	7.2	0.9	6.9	ns
^t PHL	В	A	0.1	2	3.7	0.1	4	0.1	3.9	
^t PZH	OEBA	•	3.5	7.2	9.2	3.5	10.9	3.5	10.6	
^t PZL	OEBA	A	3.7	7.6	9.9	3.7	11.5	3.7	11.1	ns
^t PHZ	OEBA		3.1	5.3	8.6	3.1	10.8	3.1	10	
^t PLZ	OEBA	A	1.3	4.4	6.9	1.3	8.3	1.3	7.8	ns
^t PZH	0540	P	2	5.3	6.7	2	7.9	2	7.4	
^t PZL	OEAB	В	2.9	6.1	8.1	2.9	9.2	2.9	9	ns
^t PHZ	OEAB	В	2.1	5.2	7	2.1	8.5	2.1	8.1	200
^t PLZ	UEAD	D	0.1	3.7	5.3	0.1	6	0.1	5.9	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9075001M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9075001M2A SNJ54BCT 620AFK	Samples
5962-9075001MRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9075001MR A SNJ54BCT620AJ	Samples
5962-9075001MRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9075001MR A SNJ54BCT620AJ	Samples
SNJ54BCT620AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9075001M2A SNJ54BCT 620AFK	Samples
SNJ54BCT620AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9075001M2A SNJ54BCT 620AFK	Samples
SNJ54BCT620AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9075001MR A SNJ54BCT620AJ	Samples
SNJ54BCT620AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9075001MR A SNJ54BCT620AJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



PACKAGE OPTION ADDENDUM

6-Feb-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated