National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.



LM2724A

OBSOLETE September 23, 2011

High Speed 3A Synchronous MOSFET Driver

General Description

The LM2724A is a dual N-channel MOSFET driver which can drive both the top and bottom MOSFETs in a push-pull structure simultaneously. The LM2724A takes a logic input and splits it into two complimentary signals with a typical 20ns dead time in between. The built-in cross-conduction protection circuitry prevents the top and bottom MOSFETs from turning on simultaneously. With a bias voltage of 5V, the peak sourcing and sinking current for each driver of the LM2724A is about 3A. Input UVLO (Under-Voltage-Lock-Out) ensures that all the driver outputs stay low until the supply rail exceeds the power-on threshold during system power on, or after the supply rail drops below power-on threshold by a specified hysteresis during system power down. The cross-conduction protection circuitry detects both driver outputs and will not turn on a driver until the other driver output is low. The top gate voltage needed by the top MOSFET is obtained through an external boot-strap structure. When not switching, the LM2724A only draws up to 195µA from the 5V rail. The synchronization operation of the bottom MOSFET can be disabled by pulling the SYNC pin to ground.


Features

- Shoot-through protection
- Input Under-Voltage-Lock-Out
- 3A peak driving current
- 195µA quiescent current
- 28V input voltage in buck configuration
- SO-8 and LLP packages


Applications


- High Current DC/DC Power Supplies
- High Input Voltage Switching Regulators
- Fast Transient Microprocessors
- Notebook Computers

Typical Application



Connection Diagram





8-Lead LLP (NS Package # LDC08A) θ_{JA} = 39°C/W

Ordering Information


Order Number	Size	NSC Package Drawing	Supplied As
LM2724AM	SO-8	M08A	95 Units/Rail
LM2724AMX			2500 Units/Reel
LM2724ALD	LDC08A	LDC08A	1000 Units/Rail
LM2724ALDX]		4500 Units/Reel

Pin Descriptions

Pin	Name	Function		
1	SW	Top driver return. Should be connected to the common node of top and bottom FETs		
2	HG	Top gate drive output. Should be connected to the top FET gate.		
3	BOOT	Bootstrap. Accepts a bootstrap voltage for powering the high-side driver		
4	IN	Accepts a logic control signal		
5	SYNC	Bottom gate enable		
6	V _{cc}	Connect to +5V supply		
7	LG	Bottom gate drive output. Should be connected to the bottom FET gate.		
8	GND	Ground		

www.national.com

Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 V_{CC}
 7V

 BOOT to SW
 7V

 BOOT to GND (*Note 2*)
 35V

 SW to GND (*Note 3*)
 -2V to 30V

 Junction Temperature
 +150°C

 Power Dissipation
 720mW (SO-8)

 (*Note 4*)
 3.2W (LLP-8)

Storage Temperature -65°C to 150°C
ESD Susceptibility
Human Body Model (*Note 5*) 2.0 kV
Soldering Time, Temperature 10sec., 300°C

Operating Ratings (Note 1)

V_{CC} 4.3V to 6.8V Junction Temperature Range -40°C to 125°C

Electrical Characteristics I M2724A

 V_{CC} = BOOT = SYNC = 5V, SW = GND = 0V, unless otherwise specified. Typicals and limits appearing in plain type apply for T_A = T_J = +25°C. Limits appearing in **boldface** type apply over the entire operating temperature range.

Symbol	Parameter	Condition	Min	Тур	Max	Units
POWER SUPP	LY				-	•
I _{q_op}	Operating Quiescent Current	IN = 0V		145	195	μA
TOP DRIVER	•			•		•
	Peak Pull-Up Current			3.0		Α
	Pull-Up Rds_on	$I_{BOOT} = I_{HG} = 0.3A$		1.2		Ω
	Peak Pull-down Current			-3.2		Α
	Pull-down Rds_on	$I_{SW} = I_{HG} = 0.3A$		0.5		Ω
t ₄	Rise Time	Timing Diagram, C _{LOAD} = 3.3nF		17		ns
t ₆	Fall Time			12		ns
t ₃	Pull-Up Dead Time	Timing Diagram		19		ns
t ₅	Pull-Down Delay	Timing Diagram, from IN Falling Edge		27		ns
BOTTOM DRIV	/ER			•		•
	Peak Pull-Up Current			3.2		Α
	Pull-up Rds_on	$I_{VCC} = I_{LG} = 0.3A$		1.1		Ω
	Peak Pull-down Current			3.2		Α
	Pull-down Rds_on	$I_{GND} = I_{LG} = 0.3A$		0.6		Ω
t ₈	Rise Time	Timing Diagram, C _{LOAD} = 3.3nF		17		ns
t ₂	Fall Time			14		ns
t ₇	Pull-up Dead Time	Timing Diagram		22		ns
t ₁	Pull-down Delay	Timing Diagram		13		ns
LOGIC						
V_{uvlo_up}	V _{CC} Under-Voltage-Lock-Out Upper Threshold	V _{CC} rises from 0V toward 5V			4	V
V_{uvlo_dn}	V _{CC} Under-Voltage-Lock-Out Lower Threshold	VCC falls from 5V toward 0V	2.5			V
V_{uvlo_hys}	V _{CC} Under-Voltage-Lock-Out Hysteresis	V _{CC} falls from 5V toward 0V		0.8		V
V _{IH_SYNC}	SYNC Pin High Input		55%			.,
V _{IL_SYNC}	SYNC Pin Low Input				25%	V _{cc}
I _{leak_SYNC}	SYNC Pin Leakage Current	SYNC = 5V, Sink Current			2	1 .
		SYNC = 0V, Source Current			10	μA
I _{leak_IN}	IN Dia Laulia Control	IN = 0V, Source Current			2	
	IN Pin Leakage Current	IN = 5V, Sink Current			10	μA

Symbol	Parameter	Condition	Min	Тур	Max	Units
t _{on_min1}	Minimum Positive Pulse Width at IN Pin (Note 6)			160		
t _{on_min2}	Minimum Positive Pulse Width at IN Pin for HG to Respond (Note 7)			45		
t _{on_min3}	Minimum Positive Pulse Width at IN Pin for LG to Respond (Note 8)			10		ns
t _{off_min1}	Minimum Negative Pulse Width at IN Pin for LG to Respond (Note 9)			40		
t _{off_min2}	Minimum Negative Pulse Width at IN Pin for HG to Respond (Note 10)			5		
V _{IH_IN}	IN High Level Input Voltage	When IN pin goes high from 0V	55%			W
V _{IL_IN}	IN Low Level Input Voltage	When IN pin goes low from 5V			25%	V _{cc}

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating ratings are conditions under which the device operates correctly. The guaranteed specifications apply only for the listed test conditions. Some performance characteristics may degrade when the part is not operated under listed conditions.

Note 2: If BOOT voltage exceeds this value, the ESD structure will degrade.

Note 3: The SW pin can have -2V to -0.5V applied for a maximum duty cycle of 10% with a maximum period of 1 second. There is no duty cycle or maximum period limitation for a SW pin voltage range of -0.5V to 30V.

Note 4: Maximum allowable power dissipation is a function of the maximum junction temperature, T_{JMAX} , the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using: $P_{MAX} = (T_{JMAX} - T_A) / \theta_{JA}$. The junction-to-ambient thermal resistance, θ_{JA} , for LM2724A is 172°C/W. For a T_{JMAX} of 150°C and T_A of 25°C, the maximum allowable power dissipation is 0.7W. The θ_{JA} , for LM2724A LLP package is 39°C/W. For a T_{JMAX} of 150°C and T_A of 25°C, the maximum allowable power dissipation is 3.2W.

Note 5: ESD machine model susceptibility is 200V.


Note 6: If the positive pulse width at IN pin is below this value but above ton_min2, the pulse is internally stretched to ton_min1, so the HG width will be a constant value

Note 7: If the positive pulse width at IN pin is below this value but above ton min3, then HG stops responding while LG still responds to the pulse.


Note 8: If the positive pulse width at IN pin is below this value, the pulse will be completely ignored. Neither HG or LG will respond to it.

Note 9: If the negative pulse width at IN pin is below this value but above $t_{off\ min2}$, then LG stops responding while HG still responds.


Note 10: If the negative pulse width at IN pin is below this value, the pulse will be completely ignored. Neither HG or LG will respond to it.



Physical Dimensions inches (millimeters) unless otherwise noted



8-Lead Smail Outline Package Order Number LM2724AM, LM2724AMX NS Package Number M08A



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www national com

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor **Americas Technical** Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com