National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.

LF412

Low Offset, Low Drift Dual JFET Input Operational Amplifier

General Description


These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF412 dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

- Internally trimmed offset voltage: 1 mV (max)
- Input offset voltage drift: 10 µV/°C (max)
- Low input bias current: 50 pA
- Low input noise current: 0.01 pA/√Hz
- Wide gain bandwidth: 3 MHz (min)
- High slew rate: 10V/µs (min)
- Low supply current: 1.8 mA/Amplifier
- High input impedance: $10^{12}\Omega$
- Low total harmonic distortion ≤0.02%
- Low 1/f noise corner: 50 Hz
- Fast settling time to 0.01%: 2 µs

Typical Connection




Ordering Information

LF412XYZ

- X indicates electrical grade
- Y indicates temperature range
 - "M" for military
 - "C" for commercial
- Z indicates package type "H" or "N"

Connection Diagrams


Metal Can Package



Order Number LF412MH, LF412CH or LF412MH/883 (Note 1) See NS Package Number H08A

DS005656-42


Dual-In-Line Package



Order Number LF412ACN, LF412CN or LF412MJ/883 (Note 1)
See NS Package Number J08A or N08E


BI-FET II™ is a trademark of National Semiconductor Corporation

Simplified Schematic



Note 1: Available per JM38510/11905

Detailed Schematic



Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

(Note 11)

| | LF412A | LF412 | | H Package | N Package |
|----------------------------|------------|-------------|---------------------------|----------------------------|---|
| Supply Voltage | ±22V | ±18V | T _i max | 150°C | 115°C |
| Differential Input Voltage | ±38V | ±30V | θ _{iA} (Typical) | 152°C/W | 115°C/W |
| Input voltage Range | | | Operating Temp. Range | (Note 6) | (Note 6) |
| (Note 3) | ±19V | ±15V | Storage Temp. | -65 °C≤ T_A ≤ 150 °C | $-65^{\circ}C \le T_A \le 150^{\circ}C$ |
| Output Short Circuit | | | Range | | |
| Duration (Note 4) | Continuous | Continuous | Lead Temp. | | |
| | H Package | N Package | (Soldering, 10 sec.) | 260°C | 260°C |
| Power Dissipation | aonago | ii i donago | ESD Tolerance | | |
| (Note 12) | (Note 5) | 670 mW | (Note 13) | 1700V | 1700V |

DC Electrical Characteristics

(Note 7)

| Symbol | Parameter | Condition | | LF412A | | | LF412 | | Units | |
|--------------------------|----------------------|--|-----------------------|--------|------------------|-----|-------|------------------|-------|-------|
| | | | | Min | Тур | Max | Min | Тур | Max | |
| Vos | Input Offset Voltage | $R_S=10 \text{ k}\Omega, T_A=25^{\circ}\text{C}$ | | | 0.5 | 1.0 | | 1.0 | 3.0 | mV |
| $\Delta V_{OS}/\Delta T$ | Average TC of Input | R _S =10 kΩ (Note 8) | | | 7 | 10 | | 7 | 20 | μV/°C |
| | Offset Voltage | | | | | | | | | |
| I _{os} | Input Offset Current | V _S =±15V | T _j =25°C | | 25 | 100 | | 25 | 100 | рА |
| | | (Notes 7, 9) | T _j =70°C | | | 2 | | | 2 | nA |
| | | | T _j =125°C | | | 25 | | | 25 | nA |
| I _B | Input Bias Current | V _S =±15V | T _j =25°C | | 50 | 200 | | 50 | 200 | pA |
| | | (Notes 7, 9) | T _j =70°C | | | 4 | | | 4 | nA |
| | | | T _j =125°C | | | 50 | | | 50 | nA |
| R _{IN} | Input Resistance | T _j =25°C | | | 10 ¹² | | | 10 ¹² | | Ω |
| A _{VOL} | Large Signal Voltage | $V_S = \pm 15V, V_O = \pm 10V$ | ′, | 50 | 200 | | 25 | 200 | | V/mV |
| | Gain | $R_L=2k$, $T_A=25$ °C | | | | | | | | |
| | | Over Temperature | | 25 | 200 | | 15 | 200 | | V/mV |
| Vo | Output Voltage Swing | V _S =±15V, R _L =10k | | ±12 | ±13.5 | | ±12 | ±13.5 | | V |
| V _{CM} | Input Common-Mode | | | ±16 | +19.5 | | ±11 | +14.5 | | V |
| | Voltage Range | | | | -16.5 | | | -11.5 | | V |
| CMRR | Common-Mode | R _s ≤10k | | 80 | 100 | | 70 | 100 | | dB |
| | Rejection Ratio | | | | | | | | | |
| PSRR | Supply Voltage | (Note 10) | | 80 | 100 | | 70 | 100 | | dB |
| | Rejection Ratio | | | | | | | | | |
| I _S | Supply Current | $V_O = 0V, R_L = \infty$ | | | 3.6 | 5.6 | | 3.6 | 6.5 | mA |

Note 2: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

AC Electrical Characteristics

(Note 7)

| Symbol | Parameter | Conditions | LF412A | | | LF412 | | | Units |
|--------|------------------------|--|--------|------|-----|-------|------|-----|-------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| | Amplifier to Amplifier | T _A =25°C, f=1 Hz-20 kHz | | -120 | | | -120 | | dB |
| | Coupling | (Input Referred) | | | | | | | |
| SR | Slew Rate | V _S =±15V, T _A =25°C | 10 | 15 | | 8 | 15 | | V/µs |
| GBW | Gain-Bandwidth Product | V _S =±15V, T _A =25°C | 3 | 4 | | 2.7 | 4 | | MHz |

AC Electrical Characteristics (Continued)

(Note 7)

| Symbol | Parameter | Conditions | LF412A LF412 | | | | Units | | |
|----------------|------------------------|---|--------------|-------|-----|-----|-------|-----|--------------------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| THD | Total Harmonic Dist | A _V =+10, R _L =10k, V _O =20 Vp-p, | | ≤0.02 | | | ≤0.02 | | % |
| | | V _O =20 Vp-p, | | | | | | | |
| | | BW=20 Hz-20 kHz | | | | | | | |
| e _n | Equivalent Input Noise | $T_A=25$ °C, $R_S=100\Omega$, | | 25 | | | 25 | | nV/√ Hz |
| | Voltage | f=1 kHz | | | | | | | ,,,,_ |
| i _n | Equivalent Input Noise | T _A =25°C, f=1 kHz | | 0.01 | | | 0.01 | | pA/√ Hz |
| | Current | | | | | | | | pA/√⊓Z |

Note 3: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 4: Any of the amplifier outputs can be shorted to ground indefintely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 5: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{iA} .

Note 6: These devices are available in both the commercial temperature range $0^{\circ}C \le T_A \le 70^{\circ}C$ and the military temperature range $-55^{\circ}C \le T_A \le 125^{\circ}C$. The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only. In all cases the maximum operating temperature is limited by internal junction temperature T_i max.

Note 7: Unless otherwise specified, the specifications apply over the full temperature range and for V_S=±20V for the LF412A and for V_S=±15V for the LF412. V_{OS}, I_B, and I_{OS} are measured at V_{CM}=0.

Note 8: The LF412A is 100% tested to this specification. The LF412 is sample tested on a per amplifier basis to insure at least 85% of the amplifiers meet this specification.

Note 9: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA}$ P_D where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 10: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. $V_S = \pm 6V$ to $\pm 15V$.


Note 11: Refer to RETS412X for LF412MH and LF412MJ military specifications.

Note 12: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.


Note 13: Human body model, 1.5 k Ω in series with 100 pF.

Typical Performance Characteristics


Input Bias Current



Input Bias Current




Supply Current




Typical Performance Characteristics (Continued)


Positive Common-Mode Input Voltage Limit




Negative Common-Mode Input Voltage Limit




Positive Current Limit




Negative Current Limit




Output Voltage Swing




Output Voltage Swing




Gain Bandwidth



Bode Plot




Slew Rate




D3003030-21

Typical Performance Characteristics (Continued)


Distortion vs Frequency



Undistorted Output Voltage Swing




Open Loop Frequency Response




DS005656-24


Common-Mode Rejection Ratio




Power Supply Rejection Ratio




Equivalent Input Noise Voltage



Open Loop Voltage Gain




Output Impedance




6

Inverter Settling Time




Pulse Response $R_L=2 \text{ k}\Omega, C_L=10 \text{ pF}$

Small Signal Inverting




DS005656-36

Small Signal Non-Inverting




DS005656-

Large Signal Inverting




DS005656-38

Large Signal Non-Inverting



DS005656-39

Current Limit (R_L=100Ω)



DS005656-40

Application Hints

The LF412 series of JFET input dual op amps are internally trimmed (BI-FET II™) providing very low input offset voltages and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Application Hints (Continued)

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 6.0 \text{V}$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 $k\Omega$ load resistance to $\pm 10V$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order

to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


Typical Application

Single Supply Sample and Hold




DS005656-31

Physical Dimensions inches (millimeters) unless otherwise noted




Metal Can Package (H)
Order Number LF412MH, LF412MH/883 or LF412CH
NS Package Number H08A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



JOSA (REV K)



Dual-In-Line Package (J) Order Number LF412MJ/883 NS Package Number J08A



Dual-In-Line Package (N)
Order Number LF412ACN or LF412CN
NS Package Number N08E

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor

Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

Application

<u>Products</u> > <u>Analog - Amplifiers</u> > <u>Operational Amplifiers</u> > <u>General Purpose</u> > **LF412**

LF412 Product Folder

Features

Low Offset, Low Drift Dual JFET Input Operational Amplifier

Datasheet

| <u>Description</u> | | <u>& Models</u> | <u>& Pricing</u> | Tools | <u>Notes</u> | | | |
|--------------------------------------|------------------|----------------------------|-----------------------------------|-------|--------------|--|--|--|
| Parametric Table | | Parametric | : Table | | | | | |
| Channels (Channels) | 2 | Maximum | Maximum Supply Voltage (Volt) | | | | | |
| Input Output Type | Not Rail to Rail | Offset Volt | Offset Voltage, Max (mV) | | | | | |
| Bandwidth, typ (MHz) | 4 | Input Bias | Input Bias Current, Temp Max (nA) | | | | | |
| Slew Rate, typ (Volts/usec) | 15 | Output Cu | Output Current, typ (mA) | | | | | |
| Supply Current per Channel, typ (mA) | Voltage No | Voltage Noise, typ (nV/Hz) | | | | | | |
| Minimum Supply Voltage (Volt) | 10 | Shut down | No | | | | | |
| , | 7 | Special Fe | atures | | Undefined | | | |

Package

Samples

Design

Datasheet

General

| Title | Size in Kbytes | IIIATA | View Online | Download | Receive via Email |
|---|-------------------|-------------------|-------------|----------|----------------------|
| LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier | 485 Kbytes | 29- Aug- 00 | View Online | Download | Receive via Email |
| LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier (JAPANESE) | 344 Kbytes | | View Online | Download | Receive via |
| LF412 Mil-Aero (JAN) Datasheet MJLF412-X | 138 Kbytes | | View Online | Download | Receive via Email |
| LF412 Mil-Aero Datasheet MNLF412-X | 135 Kbytes | | View Online | Download | Receive via Email |

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

| Part Number | Package | | Status | Models | | Samples & Electronic | Budgetary Pricing | | Std Pack | <u>Package</u> |
|-------------|---------|----------|--------|--------|------|-------------------------|----------------------|--------------|-------------|----------------|
| Part Number | Туре | Pins MSI | | SPICE | IBIS | Orders | Qty | \$US each | Size | <u>Marking</u> |

| LF412ACN | MDIP | 8 | MSL | Full production | LF412.MOD | N/A | 24 Hour Buy Now | 1K+ | \$2.5100 | rail of 40 | [logo]¢U¢Z¢2¢T LF 412ACN |
|-----------------|-------------|-------------|-----|--------------------|-----------|-----|--------------------|-----|-----------|---------------------------|--|
| LF412CN | MDIP | 8 | MSL | Full production | LF412.MOD | N/A | Buy Now | 1K+ | \$0.3650 | rail of 40 | [logo]¢U¢Z¢2¢T LF 412CN |
| LF412CH | <u>TO-5</u> | 8 | MSL | Full production | LF412.MOD | N/A | Buy Now | 1K+ | \$1.3100 | box of 500 | [logo]¢Z¢2¢T LF412CH |
| LF412MH | <u>TO-5</u> | 8 | MSL | Full production | LF412.MOD | N/A | Buy Now | 1K+ | \$4.7200 | box of 500 | [logo]¢Z¢2¢T LF412MH |
| LF412MH/883 | <u>TO-5</u> | 8 | MSL | Full production | LF412.MOD | N/A | Buy Now | 50+ | \$7.8500 | tray of 20 | [logo]¢Z¢S¢4¢A\$E LF412MH/883Q |
| LF412MJ/883 | CERDIP | 8 | MSL | Full production | LF412.MOD | N/A | Buy Now | 50+ | \$7.5000 | rail of 40 | [logo]¢Z¢S¢4¢A LF412MJ/ 883Q \$E |
| JM38510/11905BG | <u>TO-5</u> | 8 | MSL | Full production | N/A | N/A | | 50+ | \$13.4000 | tray of 20 | [logo] cZcSc4cA 27014 QS JM38510/11905BGA \$E |
| JM38510/11905BP | CERDIP | 8 | MSL | Full production | N/A | N/A | | 50+ | \$13.4000 | rail of 40 | [logo] JM38510 /11905BPA 27014 Q cZcSc4cA\$E |
| LF412 MDC |] | <u>Die</u> | , | Full production | LF412.MOD | N/A | Samples | | | tray of N/A | - |
| LF412A MDC |] | <u>Die</u> | | Full production | LF412.MOD | N/A | Samples | | | tray of N/A | - |
| LF412 MWC | <u>w</u> | <u>afer</u> | | Full production | LF412.MOD | N/A | | | | wafer jar of N/A | - |
| LF412A MWC | <u>w</u> | <u>afer</u> | | Full production | LF412.MOD | N/A | | | | wafer jar of N/A | - |
| LF412 MD8 |] | <u>Die</u> | | Full production | LF412.MOD | N/A | Samples | | | tray of N/A | - |
| LF412 MW8 | W | <u>afer</u> | | Full production | LF412.MOD | N/A | | | | wafer jar of N/A | - |

General Description

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF412 dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

Internally trimmed offset voltage: 1 mV (max)

• Input offset voltage drift: $10 \mu V/^{\circ}C$ (max)

• Low input bias current: 50 pA

• Low input noise current:

• Wide gain bandwidth: 3 MHz (min)

High slew rate: 10V/μs (min)

Low supply current: 1.8 mA/Amplifier
High input impedance: 10¹²Ohm

• Low total harmonic distortion $\leq 0.02\%$

Low 1/f noise corner: 50 Hz
Fast settling time to 0.01%: 2 μs

Design Tools

| Title | Size in Kbytes | Date | View Online | Download | Receive via Email |
|---|----------------|-------------|-------------|----------|-------------------|
| Amplifiers Selection Guide software for Windows | 7 Kbytes | 12-Jun-2002 | <u>View</u> | | |

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Application Notes

| Title | Size in Kbytes | Date | View Online | Download | Receive via Email |
|--|----------------|-----------|-------------|----------|----------------------|
| AN-299: Application Note 299 Audio Applications of Linear Integrated Circuits | 232 Kbytes | 24-Feb-99 | View Online | Download | Receive via Email |
| AN-301: Signal Conditioning for Sophisticated Transducers | 270 Kbytes | 4-Nov-95 | View Online | Download | Receive via Email |
| AN-311: Application Note 311 Theory and Applications of Logarithmic Amplifiers | 206 Kbytes | 24-Feb-99 | View Online | Download | Receive via Email |
| AN-344: LF13006/LF13007 Precision Digital Gain Set Applications | 129 Kbytes | 4-Nov-95 | View Online | Download | Receive via Email |
| AN-272: Op Amp Booster Designs | 171 Kbytes | 9-Apr-96 | View Online | Download | Receive via Email |
| AN-447: Protection Schemes for BI- FET Amplifiers and Switches | 76 Kbytes | 4-Nov-95 | View Online | Download | Receive via Email |

If you have trouble printing or viewing PDF file(s), see Printing Problems.

[Information as of 5-Aug-2002]

| Search | | | | | |
|--------|--------|------------|---------|---------|------|
| | Design | Purchasing | Quality | Company | Home |

<u>About Languages</u>. <u>Website Guide</u>. <u>About "Cookies"</u>. National is <u>QS 9000 Certified</u>. <u>Privacy/Security Statement</u>. <u>Contact Us</u>. <u>Site Terms & Conditions of Use</u>. Copyright 2002 © National Semiconductor Corporation. <u>My Preferences</u>. <u>Feedback</u>