

General Description

The MAX814/MAX815/MAX816 are high-accuracy microprocessor (µP) supervisory circuits that provide power-on reset, watchdog, and power-fail functions. They eliminate manual trimming and improve reliability in critical applications needing high-accuracy reset thresholds. The RESET output is guaranteed to be in the correct state for VCC down to 1V. The reset comparator is designed to ignore fast transients on VCC. Reset thresholds are available for operation with a variety of 3V and 5V supply voltages.

A 75µA maximum supply current makes the MAX814/ MAX815/MAX816 ideal for use in portable equipment. All three devices are available in 8-pin DIP and SO packages. See the Selector Table for a review of features.

Selector Table

FEATURE	MAX814	MAX815	MAX816
RESET Output	~	V	~
RESET Output	V		~
Manual Reset	V	V	~
V _{CC} Reset Voltage	K, L, N, T	K, L, N, T	Adjustable
Power-Fail Monitor	~	V	~
Low-Line Detector	V		
Watchdog Circuit		'	

Applications

Medical Equipment Controllers Intelligent Instruments Critical µP Power Monitoring Portable/Battery-Powered Equipment Set-Top Boxes

Features

- ♦ ±1% Worst-Case Reset Threshold Accuracy
- ♦ 4.8V, 4.7V, 4.55V, 3.03V, or Adjustable Reset **Thresholds**
- **♦** ±1% Low-Line Threshold Accuracy (MAX814) 60mV Above Reset Threshold
- ♦ 200ms Reset Time Delay
- ♦ Active-Low RESET Output Active-High RESET Output (MAX814/MAX816)
- ♦ 75µA Max Supply Current
- ♦ Guaranteed RESET Valid to V_{CC} = 1V
- ♦ Manual Reset Input
- **♦** ±2% Power-Fail Comparator
- ♦ Independent Watchdog with 1.56sec Timeout (MAX815)
- Power-Supply Glitch Immunity
- ♦ 8-Pin SO and DIP Packages

Ordering Information


PART*	TEMP RANGE	PIN-PACKAGE
MAX814_CPA	0°C to +70°C	8 PDIP

*The MAX814/MAX815 offer a choice of reset threshold voltages. From the Reset Trip Threshold table, select the suffix corresponding to the desired threshold and insert it into the blank to complete the part number.

Devices are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering.

Ordering Information continued at end of data sheet. Reset Trip Thresholds table appears at end of data sheet.

Pin Configurations



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect GND)	
Vcc	0.3V to +6.0V
All Other Pins (Note 1)	$-0.3V$ to $(V_{CC} + 0.3V)$
Terminal Current (PFI, RESET IN, MR)	10mA
Terminal Current (all other pins)	20mA
Continuous Power Dissipation ($T_A = +25$	5°C)
Plastic DIP (derate 9.09mW/°C above	
SO (derate 5.88mW/°C above +70°C))471mW

Operating Temperature Ranges	
Commercial	0°C to +70°C
Extended	40°C to +85C
Storage Temperature Range	65°C to +125°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS, +5V Parts (MAX814/MAX815K, L, N)

(VCC = 4.85V to 5.5V for MAX814K/MAX815K, VCC = 4.75V to 5.5V for MAX814L/MAX815L, VCC = 4.60V to 5.5V for MAX814N/MAX815N, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
On anakin a Valta aa Danaa	\/	MAX814_C, MAX815_C MAX814_E, MAX815_E		1.0		5.5	V
Operating Voltage Range	Vcc			1.2		5.5	
0 10 1		MAX814_C, MAX815_0				75	Δ.
Supply Current	ISUPPLY	MAX814_E, MAX815_E				85	μΑ
		MAX814K, MAX815K		4.75		4.85	
Reset Threshold	V _{RT}	MAX814L, MAX815L		4.65		4.75	V
		MAX814N, MAX815N		4.50		4.60	
Reset Threshold Hysteresis					0		mV
Reset Pulse Width	trs			140	200	250	ms
DECET Outsut Valle	Voh	MANOLA	ISOURCE = 800µA	Vcc -1.5			
RESET Output Voltage	VoL	- MAX814	ISINK = 3.2mA			0.4	V
	VoH	ISOURCE = 800µA	Vcc -1.5				
RESET, WDO, PFO, LOW LINE		I _{SINK} = 3.2mA				0.4	V
Output Voltage	V _{OL}	MAX814_C/MAX815_C, V _{CC} = 1.0V, I _{SINK} = 50μA				0.3	
		MAX814_E/MAX815_E, V _{CC} = 1.2V, I _{SINK} = 100μA				0.3	
Watchdog Timeout Period	twp	MAX815		1.12		2.00	S
WDI Pulse Width	twp	MAX815		50			ns
MDI Input Threehold	14	MANOIE V EOV	Low			0.8	V
WDI Input Threshold	VwDI	MAX815, $V_{CC} = 5.0V$	High	2.4			V
WDI Input Current	Iwdi	WDI = V _{CC} or WDI = 0V		-1.0		1.0	μΑ
MR to WDO High Delay	twpo	MAX815 (Note 1)			1		μs
LOW LINE to RESET Differential	A\/	MAX814_C, V _{CC} falling		50		70	mV
Threshold	$\Delta V_{LL} = \frac{\Delta V_{LL}}{\Delta V_{LL}} = \frac{\Delta V_{LL}}{\Delta V_{$		48		73	IIIV	
		MAX814K, V _{CC} rising				4.93	V
LOW LINE Threshold	V_{LLT}	MAX814L, VCC rising				4.83	
		MAX814N, VCC rising				4.68	

ELECTRICAL CHARACTERISTICS, +5V Parts (MAX814/MAX815K, L, N) (continued)

(V_{CC} = 4.85V to 5.5V for MAX814K/MAX815K, V_{CC} = 4.75V to 5.5V for MAX814L/MAX815L, V_{CC} = 4.60V to 5.5V for MAX814N/MAX815N, V_{CC} = 4.60V to

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MR Pull-Up Current	IMR	MR = 0V	70		240	μΑ
MR Pulse Width	t _{MR}		150			ns
MR Input Threshold	V MRLO	Low			1.1	V
Witt input Trireshold	V MRHI	High	0.7 x V _{CC}			V
MR to RESET Out Delay	tMD	(Note 3)			250	ns
PFI Input Threshold	VPFI	VCC = 5.0V	2.45	2.50	2.55	V
PFI Input Current	I _{PFI}		-15.00	+6.0	+35.00	nA
LOW LINE, PFO, WDO Assertion Delay		(Note 2)		200		μs

ELECTRICAL CHARACTERISTICS, +3V Parts (MAX814/MAX815T, MAX816)

($V_{CC} = 3.06V$ to 5.5V for MAX814T/MAX815T and MAX816, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
Operating Voltage Renge	Voc	0°C to +70°C		1.0		5.5	V
Operating Voltage Range	Vcc	-40°C to +85°C		1.2		5.5	1 V
Comple Comment	1	0°C to +70°C				75	
Supply Current	ISUPPLY	-40°C to +85°C				85	μΑ
Reset Threshold	\/	0°C to +70°C		3.00		3.06	V
neset mreshold	V _{RT}	-40°C to +85°C		3.00		3.08	ľ
RESET IN Threshold	Voit	MAX816C		1.683	1.700	1.717	V
RESET IN THRESHOLD	VRIT	MAX816E		1.678	1.700	1.722	1 V
RESET IN Input Current	I _{RT}	MAX816		-15	+6	+35	nA
Reset Threshold Hysteresis					0		mV
Reset Pulse Width	trs			140	200	250	ms
	Voh	VRT(max) < VCC < 3.6V;	ISOURCE = 500μA	0.8 x V _C C	;		
RESET Output Voltage	V _{OL}	MAX814T, MAX816	ISINK = 1.2mA			0.3	V
neser Odiput Voltage	Voн	4.5V < V _{CC} < 5.5V;	ISOURCE = 800µA	Vcc -1.5			
	V _{OL}	MAX814T, MAX816	ISINK = 3.2mA			0.4	
	Voн	\/p_(mov) + \/oo + 2 6\/	ISOURCE = 500µA	0.8 x V _C C	;		
RESET, WDO, PFO, LOW LINE Output Voltage	V _{OL}	VRT(max) < VCC < 3.6V	ISINK = 1.2mA			0.3	- V
	VoH	4.5V < V _{CC} < 5.5V	ISOURCE = 800μA	V _{CC} -1.5			
	VoL	4.50 < 000 < 5.50	ISINK = 3.2mA			0.4	
	Vol	$T_A = 0$ °C to +70°C, V _{CC}	$c = 1.0V$, $I_{SINK} = 50\mu A$			0.3	
	V _{OL}	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, V_{CO}$	$C = 1.2V$, $I_{SINK} = 100\mu A$			0.3	
Watchdog Timeout Period	twD	MAX815T	1.12		2.00	S	

ELECTRICAL CHARACTERISTICS, +3V Parts (MAX814/MAX815T, MAX816) (continued)

($V_{CC} = 3.06V$ to 5.5V for MAX814T/MAX815T and MAX816, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	COND	CONDITIONS		TYP	MAX	UNITS
WDI Pulse Width		MAX815T	V _{RT} (max) < V _{CC} < 3.6V	100			ns
WDI Fuise Widtii	twp	IVIAAO131	4.5V < V _{CC} < 5.5V	50			
		V _{RT} (max) < V _{CC} <	Low			0.8	
WDI Input Threshold	VwDi	3.6V; MAX815T	High	0.7 x V _{CC}			V
WDI IIIput Tillesiloid	VWDI	Vcc = 5.0V; MAX815T	Low			0.8	V
		VCC = 3.0V, IVIAX0131	High	2.4			
WDI Input Current	I _{WDI}	$WDI = V_{CC}$ or $0V$, MAX	815T	-1.0		+1.0	μΑ
MR to WDO High Delay	twdo	MAX815T (Note 1)			1		μs
LOW LINE to RESET Differential	ΔV_{LL}	V _{CC} falling, MAX814TC		50		70	mV
Threshold	7. A. C. C.	V _{CC} falling, MAX814TE		48		73	
LOW LINE Threshold	V _{LLT}	V _{CC} rising			3.163	V	
MR Pullup Current	I _{MR}	$\overline{MR} = 0V$	VRT(max) < VCC< 3.6V	70		240	μΑ
With diap darent		10111 = 00	4.5V < VCC < 5.5V	110		370	
MR Pulse Width	t _{MR}	V _{RT} (max) < V _{CC} < 3.6\	1	500			ns
With alse Width	HVID	4.5V < V _{CC} < 5.5V	150			110	
MR Input Threshold	V MRLO	Low			1.1	V	
Witt input micshold	V MRHI	High		0.7 x V _{CC}			V
MR to RESET Out Delay VRT(max) < VCC < 3.6V					750	ns	
(Note 3)	HVID	4.5V < VCC < 5.5V				250	110
PFI Input Threshold	VpFi	Vcc = 3.3V, 5V	1.666	1.700	1.734	V	
PFI Input Current	IPFI		-15.00	+6.0	+35.00	nA	


Note 1: Applies if $\overline{\text{WDO}}$ is externally connected to $\overline{\text{MR}}$ or if $\overline{\text{MR}}$ is externally driven.

Note 2: On power-up, delay from reset trip threshold crossing to valid outputs.

Note 3: Applies to both RESET and RESET.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









MAXIMUM TRANSIENT DURATION

Pin Description

	PIN		NAME	FUNCTION
MAX814	MAX815	MAX816	NAME	FUNCTION
1	1	1	MR	Manual-Reset Input. Triggers a reset when pulled below 1.10V. This active-low input has an internal 150μA pullup current to V _{CC} , and can be driven with CMOS logic or shorted to GND with a switch or transistor.
2	2	_	Vcc	Positive Power-Supply Input. When V _{CC} is below the reset threshold voltage*, RESET is low, and remains low for a minimum of 140ms after it rises above the threshold.
_	_	2		Positive Power-Supply Input. On the MAX816, RESET is controlled by RESET IN, not Vcc.
3	3	3	GND	Ground
4	4	4	PFI	Power-Fail Input. The PFI threshold voltage is 1.70V on the MAX816 and on MAX814/MAX815 parts with the T suffix. It is 2.50V on MAX814/MAX815 parts with K, L, and N suffixes. Connect PFI to GND or VCC when not used.
5	5	5	PFO	Power-Fail Output. When PFI is below its threshold, PFO is low; otherwise it is high.
_	6	_	WDI	Watchdog CMOS Input. If WDI remains high or low for more than 1.56s, the watchdog timer times out, and WDO goes low. The timer is reset to zero on each WDI transition.
6	_	_	LOW LINE	Low-Line Output. Normally high, $\overline{\text{LOW LINE}}$ goes low when V _{CC} falls 60mV above the reset threshold. It returns high as soon as V _{CC} rises above the low-line threshold.
_	_	6	RESET IN	Reset Comparator Input. Reference is 1.70V. When RESET IN is below 1.70V, RESET is low, and remains low for a minimum of 140ms after it rises above the reference.
7	7	7	RESET	Reset Output. Normally high, active low. Controlled by $\overline{\text{MR}}$ and reset comparator.
_	8	_	WDO	Watchdog Output. Normally high, WDO goes low whenever the VCC reset threshold comparator input voltage is low or when the watchdog timer times out. There is no appreciable delay going either direction when the VCC threshold comparator toggles.
8	_	8	RESET	Reset Output. Active high. The inverse of RESET.

^{*}Reset Threshold Voltage is determined by part number suffix: K = 4.80V, L = 4.70V, N = 4.55V, T = 3.03V.

Detailed Description

The MAX814/MAX815/MAX816 are high-accuracy, low-power microprocessor (μP) supervisory circuits. They have μP -reset, watchdog-timer, and power-fail functions. Typical applications illustrating their similarities and differences are shown in Figures 1, 2, and 3. Figures 4, 5, and 6 show the block diagrams of these parts.




Figure 1a. Typical Application for Dual +3.3V and +5V Systems




Figure 1b. MAX814 Typical Application




Figure 2. MAX815 Typical Application




Figure 3. MAX816 Typical Application




Figure 4. MAX814 Block Diagram




Figure 6. MAX816 Block Diagram




Figure 5. MAX815 Block Diagram

Reset Output

A μ P's reset input starts the μ P in a known state. Whenever the μ P is in an unknown state, it should be held in reset. The MAX814/MAX815/MAX816 assert reset during power-up, power-down, or brownout conditions.

On power-up, once VCC reaches 1V, RESET is a guaranteed logic low of 0.4V or less. As VCC rises, RESET stays low. As VCC rises above the reset threshold, an internal timer releases RESET after 200ms. RESET also pulses low whenever VCC dips below the reset threshold (i.e., brownout condition). If brownout occurs in the middle of a previously initiated reset, the internal timer is reset and the output remains low for at least another 140ms after the brownout ends. On power-down, once VCC falls below the reset threshold, RESET stays low and is guaranteed to be less than 0.3V until VCC drops below 1V.

The MAX814 and MAX816 also offer active-high RESET outputs. They are the inverse of the RESET outputs.

Reset Threshold

The MAX814/MAX815 have fixed, factory-set reset thresholds, signified by the first suffix letter in the part number (see Figure 7 for more information on reset ranges). The MAX816 has an adjustable reset threshold.

MAX814/MAX815 K-suffix parts have a minimum reset threshold set to 4.75V, worst case. They are intended for 5.0V systems with a ±4% or better power-supply tolerance design that must meet worst-case system parameters over time, temperature, line, and load variations. Typically, the reset threshold (VRT) is greater than or equal to the minimum IC operating voltage (VICMIN). The "K" series 1%-tolerance reset threshold allows a larger range of power-supply tolerance. System ICs

that have a tight operating supply range, like the $386/486~\mu Ps$, need a RESET initiated at a minimum threshold of 4.75V, worst case.

L-suffix parts have a minimum reset threshold set to 4.65V, worst case. They are intended for 5.0V systems with a $\pm 5\%$ power-supply tolerance. Typically, the reset threshold is less than or equal to the minimum power-supply voltage, allowing system operation over the complete power-supply range. A reset is initiated at 4.75V maximum. The 1% "L" version maximizes the System IC Guard-Band Range.

N-suffix parts have a minimum reset threshold set to 4.50V, worst case. They are intended for 5.0V systems with a $\pm 10\%$ IC system. Typically, the reset threshold




Figure 7a. K Suffix Design Range




Figure 7b. L Suffix Design Range




Figure 7c. N Suffix Design Range




Figure 7d. T Suffix Design Range

(V_{RT}) is greater than or equal to the minimum IC operating voltages (V_{ICMIN}). The 1% "L" series allows the use of a 5V \pm 5% power supply, and guarantees system operation over worst-case conditions, maximizing the Power-Supply Guard-Band Range.

T-suffix parts have a minimum reset threshold set to 3.00V, worst case. They are intended for 3.3V systems (3.33V \pm 0.26V) with a 7.8% or better power-supply tolerance. Typically, the reset threshold (VRT) is greater than or equal to the minimum IC operating voltages (VICMIN).

The MAX816 has an adjustable reset threshold, set with an external resistive divider (Figure 3). The voltage on the RESET IN pin is monitored, not the voltage on VCC. The RESET IN threshold is 1.700V, and has very high impedance and 35nA maximum leakage. Calculate the trip point, VRT, as follows:

$$V_{RT} = \frac{V_{R1T} \times (R1 + R2)}{R2}$$

where V_{RT} = the desired reset threshold, V_{RIT} is the RESET IN threshold (1.700V), R1 is the resistor connected between V_{RT} and RESET IN, and R2 is the resistor connected between RESET IN and GND.

Resistors R1 and R2 can have very high values. The usual procedure is to set R2 to some conveniently high value ($100k\Omega$, for example) and calculate R1 based on the desired reset threshold, using the following formula:

$$R1 = R2 \times \left[\left(V_{RT} / V_{RIT} \right) - 1 \right]$$

The MAX816 can achieve $\pm 1.2\%$ accuracy with 0.1% resistors.

Watchdog Timer (MAX815)

The watchdog circuit monitors the μP 's activity. If the μP does not toggle the watchdog input (WDI) within the watchdog timeout period (twp), \overline{WDO} goes low (Figure 8). \overline{WDO} also goes low during reset conditions. Whenever VCC is below the reset threshold, \overline{WDO} stays low; however, unlike \overline{RESET} , \overline{WDO} does not have a minimum pulse width. As soon as VCC rises above the reset threshold, \overline{WDO} goes high with no delay (Figure 9).

Typically, \overline{WDO} is connected to the non-maskable interrupt (NMI) of a μP . When VCC drops below the reset threshold, \overline{WDO} goes low whether or not the watchdog timer has timed out (Figure 9). This would normally trigger an NMI interrupt, but \overline{RESET} goes low simultaneously and thus overrides the NMI interrupt.

Connecting $\overline{\text{WDO}}$ to $\overline{\text{MR}}$ enables the watchdog timeout to generate a reset in the MAX815.

Early Power-Fail Warning

Critical systems often require early warning to indicate when power is failing. This warning provides time for the μP to store vital data and take care of any additional "housekeeping" before the power supply gets too far out of tolerance for the μP to operate reliably.

Power-Fail Comparator

The power-fail comparator is intended as an undervoltage detector to signal a failing power supply. However, the comparator does not need to be dedicated to this function, because it is completely separate from the rest of the circuitry. To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider (see Figures 1, 2, and 3). Choose the voltage divider ratio, so the voltage at PFI falls below VPFI just before the monitored voltage drops out. Use PFO to interrupt the µP, so it can prepare for an orderly power-down.

The power-fail input (PFI) is compared to an internal reference. If the voltage on PFI is less than the power-fail reference, PFO sinks at least 1.2mA to GND; otherwise it sources at least 300µA from V_{CC}. The reference is 2.50V in the MAX814/MAX815 with K, L, N suffixes, or 1.70V with the T suffix. It is also 1.70V in the MAX816.

LOW LINE Output (MAX814)

The low-line detector is a separate comparator that monitors VCC with a typical threshold voltage of 60mV above the normal reset threshold, with 2mV of hysteresis (Figure 9). If VCC rises faster than 10µs/V, insert a 100pF capacitor from LOW LINE to GND to ensure proper start-up. For normal operation (VCC above the reset threshold), LOW LINE is pulled to VCC. Use LOW LINE to provide an NMI to the µP when power begins to fall. In most battery-operated portable systems, reserve energy in the battery provides ample time to complete the shutdown routine once the low-line warning is encountered, and before reset asserts. If the system must also contend with a more rapid VCC fall time such as when the main battery is disconnected or a high-side switch is opened during operation—use capacitance on the VCC line to provide time to execute the shutdown routine. First, calculate the worst-case time required for the system to perform its shutdown routine. Then use the worst-case shutdown time (tshdn), worst-case load current (ILOAD), and minimum low-line to reset threshold (VLR) to calculate the amount of capacitance required to allow the shutdown routine to complete before reset is asserted.

$$C_{HOLD} = \frac{I_{LOAD} \times t_{SHDN}}{V_{LR}}$$




Figure 8. MAX815 Watchdog Timing

where C_{HOLD} is the capacitance (in Farads), I_{LOAD} is the current being drained from the capacitor (in Amperes), and V_{LR} is the low-line to reset threshold difference (in Volts).

Manual Reset

Many μP -based products require manual-reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for trest (200ms) after \overline{MR} returns high. This input has an internal pullup resistor, so it can be left open if not used. \overline{MR} can be driven with TTL/CMOS-logic levels or with open-drain/collector outputs.

Connect a normally open momentary switch from \overline{MR} to GND to create a manual-reset function; external debounce circuitry is not required.

The watchdog circuit can be used to force a reset in the MAX815 by connecting $\overline{\text{WDO}}$ to $\overline{\text{MR}}$. If $\overline{\text{MR}}$ is driven from long cables, or the device is used in a noisy environment, connect a 0.1µF capacitor to ground to provide additional noise immunity.




Figure 9. Timing Diagram

_Applications Information

Low-Voltage Operation

The $\overline{\text{LOW LINE}}$, $\overline{\text{PFO}}$, and $\overline{\text{WDO}}$ outputs will be locked to logic low when the power supply drops below the lock-out threshold (typically 1V below the reset threshold).

RESET Output Down to VCC = 0V

When VCC falls below 1V, the $\overline{\text{RESET}}$ output no longer sinks current, but becomes an open circuit. High-impedance CMOS-logic inputs can drift to undetermined voltages if left undriven. If a pulldown resistor is added to the $\overline{\text{RESET}}$ pin as shown in Figure 10, any stray charge or leakage currents will be drained to ground, holding $\overline{\text{RESET}}$ low. Resistor value R1 is not critical. It should be about $100\text{k}\Omega$ —large enough not to load $\overline{\text{RESET}}$, and small enough to pull $\overline{\text{RESET}}$ to ground.




Figure 10. RESET Valid to Ground Circuit

+12V +5V Vcc RESET ΤΟ μΡ $340 \text{k}\Omega$ 1% NIXIN MAX814K/L/N MR MAX815K/L/N $100 k\Omega$ **GND PARAMETER** UNIT MIN TYP MAX +12V Reset 10.57 11.00 11.45 Threshold at +25°C

Figure 11. Monitoring Both +5V and +12V

Monitoring Voltages Other than Vcc

Monitor voltages other than the VCC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10-times the sum of the two resistors in the potential divider network) between PFI and PFO. A capacitor between PFI and GND will reduce the power-fail circuit's sensitivity to high-frequency noise on the line being monitored. RESET can be asserted on other voltages in addition to the +5V VCC line. Connect PFO to MR to initiate a reset when PFI drops below 2.50V (K, L, N suffix) or 1.70V (T suffix or MAX816). Figure 11 shows the MAX814K/L/N/MAX815K/L/N configured to assert RESET when the +5V supply falls below approximately 11V.

Monitoring a Negative Voltage

The power-fail comparator can also monitor a negative supply rail (Figure 12). When the negative rail is good (a negative voltage of large magnitude), PFO is low. When the negative rail is degraded (a negative voltage of lesser magnitude), PFO is high. By adding the resistors and transistor as shown, a high PFO triggers reset. As long as PFO remains high, the MAX814/MAX815/MAX816 will keep reset asserted (RESET = low, RESET = high). Note that this circuit's accuracy depends on the PFI threshold tolerance, the VCC line, and the resistor.

Watchdog Software Considerations

A way to help the watchdog timer keep closer tabs on software execution involves setting and resetting the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out. Figure 13 shows an example flow diagram where the I/O driving the watchdog input is set low at the beginning of the program, set high at the beginning of every subroutine, then set low at the end of every subroutine. If the program should hang in any subroutine, the I/O is continually set high and the watchdog timer is allowed to time out, causing a reset to be issued.




Figure 12. Monitoring a Negative Voltage




Figure 13. Flow Chart of WDI Implementation




Figure 14. Interfacing to µPs with Bidirectional Reset I/O

Negative-Going Vcc Transients

In addition to issuing a reset to the µP during power-up, power-down, and brownout conditions, the MAX814/ MAX815/MAX816 series is relatively immune to short duration negative-going VCC transients (glitches). The Typical Operating Characteristics show a graph of Maximum Transient Duration vs. Reset Comparator Overdrive, for which a reset is not generated. The graph was made using a negative-going pulse applied to VCC, starting 1.5V above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going VCC transient may have without causing a reset pulse. As the magnitude of the transient increases (goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a VCC that goes 100mV below the reset threshold and lasts 30µs or less will not cause a reset pulse to be issued.

A 0.1µF bypass capacitor mounted as close as possible to pin 2 (VCC) provides additional transient immunity.

Interfacing to µPs with Bidirectional Reset Pins

μPs with bidirectional reset pins, such as the Motorola 68HC11 series, can cause a conflict with the \overline{RESET} output. If, for example, the \overline{RESET} output is driven high and the μP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7k Ω resistor between the \overline{RESET} output and the μP reset I/O, as in Figure 14. Buffer the \overline{RESET} output to other system components.

Ordering Information

TEMP. RANGE	PIN-PACKAGE
0°C to +70°C	8 Plastic DIP
0°C to +70°C	8 SO
-40°C to +85°C	8 Plastic DIP
-40°C to +85°C	8 SO
0°C to +70°C	8 Plastic DIP
0°C to +70°C	8 SO
-40°C to +85°C	8 Plastic DIP
-40°C to +85°C	8 SO
0°C to +70°C	8 Plastic DIP
0°C to +70°C	8 SO
-40°C to +85°C	8 Plastic DIP
-40°C to +85°C	8 SO
	0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C -40°C to +85°C

^{*}The MAX814/MAX815 offer a choice of reset threshold voltage. From the Reset Trip Threshold table, select the suffix corresponding to the desired threshold and insert it into the blank to complete the part number.

Devices are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering.

Reset Trip Thresholds

MAX814/MAX815					
SUFFIX	RESET TRIP THRESHOLD				
SUPPIX	MIN (V)	MAX (V)			
K	4.75	4.85			
L	4.65 4.75				
N	4.50 4.60				
Т	3.00 3.06				
MAX816					
_	Adjustable				

__Chip Information


TRANSISTOR COUNT: 744


_Revision History

Pages changed at Rev 1: 1-4, 12-16.

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600