
Three PLL Programmable Clock Generator with Spread Spectrum

Features

- Three fully integrated phase-locked loops (PLLs)
- Input Frequency range:
 - External crystal: 8 to 48 MHz
 - External reference: 8 to 166 MHz clock
- Wide operating output frequency range
 - 3 to 166 MHz
- Programmable Spread Spectrum modulation frequency range of 30 to 120 kHz with Lexmark profile
- Center Spread: ±0.125% to ±2.5%
- Down Spread: -0.25% to -5%
- Frequency select feature with option to select four different frequencies
- · Low-jitter, high-accuracy outputs
- · Up to three clock outputs
- · Programmable output drive strength
- Glitch-free outputs while frequency switching
- Four independent output voltages: 3.3V, 3.0V, 2.5V, and 1.8V
- 8-pin SOIC package
- Commercial and Industrial temperature range


Benefits

- Multiple high-performance PLLs allow synthesis of unrelated frequencies
- Nonvolatile programming for customized PLL frequencies, spread spectrum characteristics, drive strength, crystal load capacitance, and output frequencies
- Two Spread Spectrum capable PLLs with Lexmark profile for maximum for EMI reduction
- Spread Spectrum PLLs can be disabled or enabled separately
- PLLs can be programmed for system frequency margin tests
- Meets critical timing requirements in complex system designs
- · Suitable for PC, consumer, and networking applications
- · Ability to synthesize standard frequencies with ease
- Application compatibility in standard and low-power systems





Pin Configuration



Pin Description - Memory Programmable 3-PLL device with 2 Spread Spectrum PLLs

Pin Number	Name	I/O	Description
1	XIN	Input	Crystal or Clock Input
2	VDD	Power	Power Supply
3	CLK1	Output	Programmable Clock Output
4	CLK2/FS0	Output/input	Programmable Clock Output or FS0
5	PD#/OE/FS1	Input	Power Down, Output Enable or FS1
6	CLK3/SSON	Output/Input	Programmable Clock Output or SSON
7	GND	Power	Power Supply Ground
8	XOUT	Output	Crystal Output

General Description

Th CY25403 and CY25423 are three PLL programmable Spread Spectrum Clock Generators used to reduce EMI found in high-speed digital electronic systems. Two of the three PLLs have Spread Spectrum capability. The spread spectrum feature are turned on or off using the control pin SSON.

The advantage of having three PLLs is that a single device can generate up to three independent frequencies from a single crystal or reference input frequency. Generally, a design requires up to three oscillators to achieve the same result with a single CY25403 or CY25423.

The device uses Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the input clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies are greatly reduced. This reduction in radiated energy significantly reduces the cost of complying with regulatory agency (EMC) requirements and improves time-to-market without degrading the system performance.

The CY25403 and CY25423 use a factory/field-programmable configuration memory array to provide customization for output frequencies, frequency select options, spread characteristics like spread percentage and modulation frequency, output drive strength and crystal load capacitance. A customized device can be configured using Cyberclocks_{TM} software or by contacting the factory.

The spread percentage is programmed to either center spread or down spread with various spread percentages. The range

for center spread is from $\pm 0.125\%$ to $\pm 2.50\%$. The range for down spread is from -0.25% to -5.0%. Contact the factory for smaller or larger spread percentage amounts, if required.

The input to the CY25403 and CY25423 is either a crystal or a clock signal. The input frequency range for crystals is 8 MHz to 48 MHz, and for clock signals is 8 MHz to 166 MHz.

The CY25403 and CY25423 have up to three clock outputs and each output has four possible input sources. There are two frequency select lines FS(1:0) that provide an option to select four different sets of frequencies among the each of the three PLLs. Each output has programmable output divider options. Output 1 has eight possible divider values and outputs 2–3 have four possible divider values for maximum flexibility. The 2 bit or 3 bit output dividers are programmable providing a wide output frequency range.

The outputs are glitch-free when frequency is switched using output dividers. The outputs have a predictable phase relationship, if the clock source is the same PLL and divider values are 2, 3, 4, or 6.

The CY25403 and CY25423 are 3-PLL memory programmable spread spectrum clock generators with three clock outputs.

Table 1. Supply Voltage Options

Device	V _{DD} Supply Voltage
CY25403	2.5V, 3.0V or 3.3V
CY25423	1.8V



Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V_{DD}	Supply Voltage	Supply Voltage		4.5	V
V _{IN}	Input Voltage	/oltage Relative to V _{SS}		$V_{DD} + 0.5$	VDC
T _S	Temperature, Storage	Non Functional	-65	+150	°C
ESD _{HBM}	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	-	Volts
UL-94	Flammability Rating	@1/8 in. V		-0	
MSL	Moisture Sensitivity Level	SOIC package	,	1	

Recommended Operating Conditions

Parameter	Description	Min.	Тур.	Max.	Unit
V_{DD1}	Operating Voltage, 3.3V	3.0	-	3.6	V
V_{DD2}	Operating Voltage, 3.0V	2.7	-	3.3	V
V_{DD3}	Operating Voltage, 2.5V	2.25	-	2.75	V
V_{DD4}	Operating Voltage, 1.8V	1.65	-	1.95	V
T _{AC}	Commercial Ambient Temperature	0	_	+70	°C
T _{AI}	Industrial Ambient Temperature	-40	_	+85	°C
C _{LOAD}	Max. Load Capacitance	_	-	15	pF
t _{PU}	Power-up time for all $V_{\mbox{\scriptsize DD}}$ pins to reach minimum specified voltage (power ramps must be monotonic)	0.05	-	500	ms

DC Electrical Specifications

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{OL}	Output Low Voltage, All CLK pins	All V _{DD} levels, I _{OL} = 8 mA	0	_	0.4	V
V _{OH}	Output High Voltage, All CLK pins	All V _{DD} levels, I _{OH} = -8 mA	V _{DD} – 0.4	-	V_{DD}	V
V _{IL}	All Inputs except XIN	All V _{DD} levels	-0.3	-	0.2 * V _{DD}	V
V_{IH}	All Inputs except XIN	All V _{DD} levels	0.8 * V _{DD}	-	$V_{DD} + 0.3$	V
V _{ILX}	Input Low Voltage, clock input to XIN pin	All V _{DD} levels	-0.3	_	0.36	V
V _{IHX}	Input High Voltage, clock input to XIN pin	All V _{DD} levels	1.44	-	2.0	V
I _{ILPDOE}	Input Low Current, PD#/OE and FS0,1 pins	V _{IN} = V _{SS} (Internal pull up = 100k typical)	-	-	10	μΑ
I _{IHPDOE}	Input High Current, PD#/OE and FS0,1 pins	V _{IN} = V _{DD} (Internal pull up = 100k typical)	-	-	1	μΑ
I _{ILSR}	Input Low Current, SSON pin	V _{IN} = V _{SS} (Internal pull down = 100k typical)	-	-	1	μА
I _{IHSR}	Input High Current, SSON pin	V _{IN} = V _{DD} (Internal pull down = 100k typical)	_	_	10	μΑ
I _{DD} ^[1]	Supply Current	All clocks running, CL = 0	_	_	17	mA
C _{IN}	Input Capacitance - All inputs except XIN	SSON, OE, PD# or FS inputs	_	-	7	pF

Note

Configuration dependent.



AC Electrical Specifications

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
F _{IN} (crystal)	Crystal Frequency		8	_	48	MHz
F _{IN} (clock)	Input Clock Frequency (XIN)		8	_	166	MHz
F _{OUT}	Output Clock Frequency		3	_	166	MHz
DC	Output Duty Cycle All Clocks except Ref Out	Duty Cycle is defined in Figure 2; t_1/t_2 , 50% of V_{DD}	45	50	55	%
DC	Ref Out Duty Cycle	Ref In Min 45%, Max 55%	40		60	%
E _R	CLK1-3 Rising Edge Rate	V_{DD} = AII, 20% to 80% V_{DD}	0.8	_	_	V/ns
E _F	CLK1-3 Falling Edge Rate	V_{DD} = AII, 20% to 80% V_{DD}	0.8	_	_	V/ns
T _{CCJ1}	Cycle-to-cycle Jitter	Configuration dependent. See Table 2	_	-	_	ps
T _{LTJ}	Long Term Jitter	Configuration dependent. See <i>Table 2</i>	_	-	_	ns
T ₁₀	PLL Lock Time		_	_	3	ms

Table 2. Configuration Example for Jitter

Reference	Description	Max Jitter (ps) on Output 1(48MHz)	Max Jitter (ps) on Output 2 (27 MHz)	Max Jitter (ps) on Output 3 (166 MHz)
27MHz	T _{CCJ1}	155	255	170
27MHz	T _{LTJ}	770	580	630
48 MHz	T _{CCJ1}	135	225	100
48 MHz	T _{LTJ}	535	575	520

Recommended Crystal Specification for SMD Package

Parameter	Description	Range 1	Range 2	Range 3	Unit
Fmin	Minimum Frequency	8	14	28	MHz
Fmax	Maximum Frequency	14	28	48	MHz
R1(max)	Maximum Motional Resistance (ESR)	135	50	30	Ω
C0(max)	Maximum Shunt Capacitance	4	4	2	pF
CL(max)	Maximum Parallel Load Capacitance	18	14	12	pF
DL(max)	Maximum Crystal Drive Level	300	300	300	μW


Recommended Crystal Specification for Thru-Hole Package

Parameter	Description	Range 1	Range 2	Range 3	Unit
Fmin	Minimum Frequency	8	14	24	MHz
Fmax	Maximum Frequency	14	24	32	MHz
R1(max)	Maximum Motional Resistance (ESR)	90	50	30	Ω
C0(max)	MaximumShunt Capacitance	7	7	7	pF
CL(max)	Maximum Parallel Load Capacitance	18	12	12	pF
DL(max)	Maximum Crystal Drive Level	1000	1000	1000	μW



Test and Measurement Setup

Figure 1. Test and Measurement Setup



Voltage and Timing Definitions

Figure 2. Duty Cycle Definition





Figure 3. ER = (0.6 x V_{DD}) /t₃, EF = (0.6 x V_{DD}) /t₄





Ordering Information

Part Number ^[2]	Туре	VDD(V)	Temperature Range
Lead-free		1	
CY25403SXC-xxx	8-pin SOIC	3.3, 3.0 or 2.5	Commercial, 0°C to 70°C
CY25403SXC-xxxT	8-pin SOIC-Tape & Reel	3.3, 3.0 or 2.5	Commercial, 0°C to 70°C
CY25403FSXC	8-pin SOIC	3.3, 3.0 or 2.5	Commercial, 0°C to 70°C
CY25403FSXCT	8-pin SOIC-Tape & Reel	3.3, 3.0 or 2.5	Commercial, 0°C to 70°C
CY25423SXC-xxx	8-pin SOIC	1.8	Commercial, 0°C to 70°C
CY25423SXC-xxxT	8-pin SOIC-Tape & Reel	1.8	Commercial, 0°C to 70°C
CY25423FSXC	8-pin SOIC	1.8	Commercial, 0°C to 70°C
CY25423FSXCT	8-pin SOIC-Tape & Reel	1.8	Commercial, 0°C to 70°C
CY25403SXI-xxx	8-pin SOIC	3.3, 3.0 or 2.5	Industrial, -40°C to +85°C
CY25403SXI-xxxT	8-pin SOIC-Tape & Reel	3.3, 3.0 or 2.5	Industrial, -40°C to +85°C
CY25403FSXI	8-pin SOIC	3.3, 3.0 or 2.5	Industrial, -40°C to +85°C
CY25403FSXIT	8-pin SOIC-Tape & Reel	3.3, 3.0 or 2.5	Industrial, -40°C to +85°C
CY25423SXI-xxx	8-pin SOIC	1.8	Industrial, -40°C to +85°C
CY25423SXI-xxxT	8-pin SOIC-Tape & Reel	1.8	Industrial, -40°C to +85°C
CY25423FSXI	8-pin SOIC	1.8	Industrial, -40°C to +85°C
CY25423FSXIT	8-pin SOIC-Tape & Reel	1.8	Industrial, -40°C to +85°C

xxx Indicates Factory Programmable are factory programmed configurations. For more details, contact your local Cypress FAE or Cypress Sales Representative.
F in the part number indicates field programmable using CyberClocks Online software.



Package Drawing and Dimensions

PIN 1 ID 1. DIMENSIONS IN INCHES[MM] MIN. MAX. 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME 0.150[3.810] RECTANGULAR ON MATRIX LEADFRAME 0.157[3.987] 3. REFERENCE JEDEC MS-012 0.230[5.842] 4. PACKAGE WEIGHT 0.07gms 0.244[6.197] PART # S08.15 STANDARD PKG. SZ08.15 LEAD FREE PKG. 8 0.189[4.800] 0.010[0.254] X 45° SEATING PLANE 0.016[0.406] 0.061[1.549] 0.068[1.727] 0.004[0.102] 0.050[1.270] 0.0075[0.190] 0.004[0.102] 0.016[0.406] 0.0098[0.249] 0.035[0.889] 51-85066-*C 0.0138[0.350] 0.0192[0.487]

Figure 4. 8-lead (150-Mil) SOIC S8

All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CY25403/CY25423 Three PLL Programmable Clock Generator with Spread Spectrum Document Number: 001-12564

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	690339	See ECN	RGL	New Data Sheet
*A	815816	See ECN	RGL	Minor Change: To Post on web