## Features

- Fast access times: 7.5 and 8 ns
- Fast clock speed: 117 and 100 MHz
- Provide high-performance 2-1-1-1 access rate
- Fast OE access times: 4.0 ns
- $3.3 \mathrm{~V}-5 \%$ and $+10 \%$ power supply
- 2.5V or 3.3 V I/O supply
- 5 V tolerant inputs except $\mathrm{I} / \mathrm{Os}$
- Clamp diodes to $\mathrm{V}_{\mathrm{SSQ}}$ at all inputs and outputs
- Common data inputs and data outputs
- Byte Write Enable and Global Write control
- Address, data and control registers
- Internally self-timed Write Cycle
- Burst control pins (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- Available in 100-pin TQFP package


## Functional Description

The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors.
The CY7C1324A SRAM integrates $131,072 \times 18$ SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE), depth-expansion Chip Enables (CE2 and CE2), Burst Control inputs (ADSC, $\overline{\text { ADSP, and } \overline{\text { ADV }} \text { ), Write Enables ( } \overline{\mathrm{WEL}} \text {, }}$ WEH, and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable ( $\overline{\mathrm{OE}}$ ) and Burst Mode Control (MODE), and Sleep Mode Control (ZZ). The data outputs (DQ), enabled by $\overline{\mathrm{OE}}$, are also asynchronous.
Addresses and chip enables are registered with either Address Status Processor ( $\overline{\mathrm{ADSP}}$ ) or Address Status Controller ( $\overline{\mathrm{ADSC}}$ ) input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance pin ( $\overline{\text { ADV }}$ ).
Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. Write cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. WEL controls DQ1-DQ8 and DQP1. WEH controls DQ9-DQ16 and DQP2. $\overline{\text { WEL }}$ and $\overline{W E H}$ can be active only with BWE being LOW. GW being LOW causes all bytes to be written.
The CY7C1324A operates from a +3.3 V power supply and all outputs operate on a +2.5 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible. The device is ideally suited for 486 , Pentium ${ }^{\circledR}$, $680 \times 0$, and PowerPC ${ }^{\text {™ }}$ systems and for systems that benefit from a wide synchronous data bus.


Note:

1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions, and timing diagrams for detailed information.

CYPRESS
CY7C1324A

## Selection Guide

|  | 7C1324A-117 | 7C1324A-100 | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 7.5 | 8 | ns |
| Maximum Operating Current | 370 | 320 | mA |
| Maximum CMOS Standby Current | 10 | 10 | mA |

Pin Configurations


## Pin Descriptions

| QFP Pins | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 37,36,35,34,33, \\ 32,100,99,82,81, \\ 80,48,47,46,45, \\ 44,49 \end{gathered}$ | A0-A16 | InputSynchronous | Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A 0 and A 1 , during burst cycle and wait cycle. |
| 93, 94 | $\overline{\text { BWS }}_{[1: 0]}$ | InputSynchronous | Byte Write Enables: A byte write enable is LOW for a Write cycle and HIGH for a Read cycle. WEL controls DQ1-DQ8 and DQP1. WEH controls DQ9-DQ16 and DQP2. Data I/O are high-impedance if either of these inputs are LOW, conditioned by BWE being LOW. |
| 87 | $\overline{\text { BWE }}$ | InputSynchronous | Write Enable: This active LOW input gates byte write operations and must meet the set-up and hold times around the rising edge of CLK. |
| 88 | $\overline{\mathrm{GW}}$ | InputSynchronous | Global Write: This active LOW input allows a full 18-bit Write to occur independent of the BWE and WEn lines and must meet the set-up and hold times around the rising edge of CLK. |
| 89 | CLK | InputSynchronous | Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge. |
| 98 | $\overline{\mathrm{CE}}$ | InputSynchronous | Chip Enable: This active LOW input is used to enable the device and to gate ADSP. |
| 92 | $\overline{\mathrm{CE} 2}$ | InputSynchronous | Chip Enable: This active LOW input is used to enable the device. |
| 97 | CE2 | inputSynchronous | Chip Enable: This active HIGH input is used to enable the device. |
| 86 | $\overline{\mathrm{OE}}$ | Input | Output Enable: This active LOW asynchronous input enables the data output drivers. |
| 83 | $\overline{\text { ADV }}$ | InputSynchronous | Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance). |
| 84 | $\overline{\text { ADSP }}$ | InputSynchronous | Address Status Processor: This active LOW input, along with CE being LOW, causes a new external address to be registered and a Read cycle is initiated using the new address. |
| 85 | $\overline{\text { ADSC }}$ | InputSynchronous | Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A Read or Write cycle is initiated depending upon write control inputs. |
| 31 | MODE | InputStatic | Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst. |
| 64 | ZZ | InputAsynchronous | Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect). |
| $\begin{array}{r} 58,59,62,63,68, \\ 69,72,73,8,9,12, \\ 13,18,19,22,23 \end{array}$ | $\begin{gathered} \text { DQ1-DQ1 } \\ 6 \end{gathered}$ | Input/ Output | Data Inputs/Outputs: Low Byte is DQ1-DQ8. Hlgh Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK. |
| 74, 24 | $\begin{aligned} & \hline \text { DQP1, } \\ & \text { DQP2 } \end{aligned}$ | Input/ Output | Parity Inputs/Outputs: DQP1 is parity bit for DQ1-DQ8 and DQP2 is parity bit for DQ9-DQ16. |
| 15, 41,65, 91 | $\mathrm{V}_{\mathrm{CC}}$ | Supply | Power Supply: $+3.3 \mathrm{~V}-5 \%$ and $+10 \%$ |
| 17, 40, 67, 90 | $\mathrm{V}_{\mathrm{SS}}$ | Ground | Ground: GND |
| $\begin{gathered} 4,11,20,27,54, \\ 61,70,77 \end{gathered}$ | $\mathrm{V}_{\mathrm{CCQ}}$ | I/O Supply | Output Buffer Supply: +2.5 V (from 2.375 V to $\mathrm{V}_{\mathrm{CC}}$ ) |
| $\begin{gathered} 5,10,21,26,55, \\ 60,71,76 \end{gathered}$ | $\mathrm{V}_{\mathrm{SSQ}}$ | I/O Ground | Output Buffer Ground: GND |
| $\begin{gathered} \hline 1-3,6,7,14,16, \\ 25,28-30,38,39, \\ 42,43,51-53,56, \\ 57,66,75,78,79, \\ 80,95,96 \end{gathered}$ | NC | - | No Connect: These signals are not internally connected. |

## Burst Address Table (MODE $=$ NC/V Cc )

| First <br> Address <br> (external) | Second <br> Address <br> (internal) | Third <br> Address <br> (internal) | Fourth <br> Address <br> (internal) |
| :---: | :---: | :---: | :---: |
| $\mathrm{A} . . \mathrm{A} 00$ | $\mathrm{~A} . . \mathrm{A} 01$ | $\mathrm{~A} . . \mathrm{A} 10$ | $\mathrm{~A} . . \mathrm{A} 11$ |
| $\mathrm{~A} \ldots \mathrm{~A} 01$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ | $\mathrm{~A} . . \mathrm{A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 10$ |
| $\mathrm{~A} \ldots \mathrm{~A} 10$ | $\mathrm{~A} . . \mathrm{A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ | $\mathrm{~A} \ldots \mathrm{~A} 01$ |
| $\mathrm{~A} \ldots \mathrm{~A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 10$ | $\mathrm{~A} . . \mathrm{A} 01$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ |

Burst Address Table (MODE = GND)

| First <br> Address <br> (external) | Second <br> Address <br> (internal) | Third <br> Address <br> (internal) | Fourth <br> Address <br> (internal) |
| :---: | :---: | :---: | :---: |
| $\mathrm{A} \ldots \mathrm{A} 00$ | $\mathrm{~A} \ldots \mathrm{~A} 01$ | $\mathrm{~A} \ldots \mathrm{~A} 10$ | $\mathrm{~A} \ldots \mathrm{~A} 11$ |
| $\mathrm{~A} \ldots \mathrm{~A} 01$ | $\mathrm{~A} \ldots \mathrm{~A} 10$ | $\mathrm{~A} \ldots \mathrm{~A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ |
| $\mathrm{~A} \ldots \mathrm{~A} 10$ | $\mathrm{~A} \ldots \mathrm{~A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ | $\mathrm{~A} \ldots \mathrm{~A} 01$ |
| $\mathrm{~A} . . \mathrm{A} 11$ | $\mathrm{~A} \ldots \mathrm{~A} 00$ | $\mathrm{~A} \ldots \mathrm{~A} 01$ | $\mathrm{~A} \ldots \mathrm{~A} 10$ |

Truth Table ${ }^{[2,3,4,5,6,7,8]}$

| Operation | Address Used | $\overline{C E}$ | $\overline{\text { CE2 }}$ | CE2 | $\overline{\text { ADSP }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | WRITE | $\overline{O E}$ | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected Cycle, Power Down | None | H | X | X | X | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | H | X | L | X | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | H | L | X | X | X | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | H | X | H | L | X | X | X | L-H | High-Z |
| READ Cycle, Begin Burst | External | L | L | H | L | X | X | X | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | L | X | X | X | H | L-H | High-Z |
| WRITE Cycle, Begin Burst | External | L | L | H | H | L | X | L | X | L-H | D |
| READ Cycle, Begin Burst | External | L | L | H | H | L | X | H | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | H | H | L | X | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | L-H | High-Z |
| READ Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | L-H | Q |
| READ Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | L-H | High-Z |
| WRITE Cycle, Continue Burst | Next | X | X | X | H | H | L | L | X | L-H | D |
| WRITE Cycle, Continue Burst | Next | H | X | X | X | H | L | L | X | L-H | D |
| READ Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | L-H | High-Z |
| READ Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | L-H | High-Z |
| WRITE Cycle, Suspend Burst | Current | X | X | X | H | H | H | L | X | L-H | D |
| WRITE Cycle, Suspend Burst | Current | H | X | X | X | H | H | L | X | L-H | D |

## Notes:

2. $\quad \mathrm{X}$ means "Don't Care." H means logic HIGH. L means logic LOW. $\overline{\text { WRITE }}=L$ means $[\overline{\mathrm{BWE}}+\overline{\mathrm{WEL}} * \overline{\mathrm{WEH}}]^{*} \overline{\mathrm{GW}}$ equals LOW. $\overline{\text { WRITE }}=\mathrm{H}$ means $[\overline{\mathrm{BWE}}+$ $\overline{W E L} * W E H] *$ GW equals HIGH.
3. WEL enables write to DQ1-DQ8 and DQP1. WEH enables write to DQ9-DQ16 and DQP2.
4. All inputs except OE must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.
5. Suspending burst generates wait cycle.

6 . For a write operation following a read operation, $\overline{\mathrm{OE}}$ must be HIGH before the input data required set-up time plus High-Z time for $\overline{\mathrm{OE}}$ and staying HIGH throughout the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP LOW along with chip being selected always initiates a READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification.

CY7C1324A

## Partial Truth Table for Read/Write

| FUNCTION | $\overline{\text { GW }}$ | $\overline{\text { BWE }}$ | $\overline{\text { WEH }}$ | $\overline{\text { WEL }}$ |
| :--- | :---: | :---: | :---: | :---: |
| READ | H | H | X | X |
| READ | H | L | H | H |
| WRITE one byte | H | L | L | H |
| WRITE all bytes | H | L | L | L |
| WRITE all bytes | L | X | X | X |

## Maximum Ratings



| Range | Ambient Temperature ${ }^{[9]}$ | $\mathbf{V}_{\text {cc }}{ }^{[10,11]}$ |
| :--- | :---: | :---: |
| Com'l | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V}-5 \% /+10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[12]}$


Notes:
9. $\mathrm{T}_{\mathrm{A}}$ is the case temperature.
10. Please refer to waveform (c
11. Power supply ramp up should be monotonic
12. Values in table are associated with the operating frequencies listed.
13. All voltages referenced to $\mathrm{V}_{S S}$ (GND).
14. Overshoot: $\mathrm{V}_{\mathrm{IH}} \leq+6.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{KC}} / 2$.

Undershoot: $\mathrm{V}_{\mathrm{IL}} \leq-2.0 \mathrm{~V}$ for $\mathrm{t} \leq \mathrm{t}_{\mathrm{Kc}} / 2$.
15. MODE pin has an internal pull-up and $Z Z$ pin has an internal pull-down. These two pins exhibit an input leakage current of $\pm 30 \mu \mathrm{~A}$.
16. AC I/O curves are available upon request.
17. $\mathrm{I}_{\mathrm{CC}}$ is given with no output current. I $\mathrm{I}_{\mathrm{CC}}$ increases with greater output loading and faster cycle times
18. "Device Deselected" means the device is in Power-down mode as defined in the truth table. "Device Selected" means the device is active
19. Overshoot: $\mathrm{VIH}(\mathrm{AC})<\mathrm{VDD}+1.5 \mathrm{~V}$ for $\mathrm{t}<\mathrm{tTCYC} / 2$; undershoot: $\mathrm{VIL}(\mathrm{AC})<0.5 \mathrm{~V}$ for $\mathrm{t}<\mathrm{tTCYC} / 2$; power-up: $\mathrm{VIH}<2.6 \mathrm{~V}$ and $\mathrm{VDD}<2.4 \mathrm{~V}$ and $\mathrm{VDDQ}<1.4 \mathrm{~V}$ for $\mathrm{t}<200 \mathrm{~ms}$.

## CY7C1324A

## Thermal Consideration

| Parameter | Description | Conditions | TQFP Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance-Junction to Ambient | Still air, soldered on $4.25 \times 1.125$ | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\mathrm{JC}}$ | inch four-layer PCB | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## Capacitance

| Parameter | Description | Test Conditions | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance ${ }^{[2]}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 4 | 5 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Input/Output Capacitance $(\mathrm{DQ})^{[2]}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 7 | 8 | pF |

## Typical Output Buffer Characteristics

| Output High Voltage | Pull-up Current |  | Output Low Voltage | Pull-down Current |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{O H}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{O H}}(\mathbf{m A})$ Min. | $\mathbf{I}_{\mathbf{O H}}(\mathbf{m A}) \mathbf{M a x}$. | $\mathbf{V}_{\mathbf{O L}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{O L}}(\mathbf{m A}) \mathbf{M i n}$. | $\mathbf{I}_{\mathrm{OL}}(\mathbf{m A})$ Max. |
| -0.5 | -38 | -105 | -0.5 | 0 | 0 |
| 0 | -38 | -105 | 0 | 0 | 0 |
| 0.8 | -38 | -105 | 0.4 | 10 | 20 |
| 1.25 | -26 | -83 | 0.8 | 20 | 40 |
| 1.5 | -20 | -70 | 1.25 | 31 | 63 |
| 2.3 | 0 | -30 | 1.6 | 40 | 80 |
| 2.7 | 0 | -10 | 2.8 | 40 | 80 |
| 2.9 | 0 | 0 | 3.2 | 40 | 80 |
| 3.4 | 0 | 0 | 3.4 | 40 | 80 |

## AC Test Loads and Waveforms ${ }^{[19]}$


(a)

(b)

(c)

## Switching Characteristics Over the Operating Range ${ }^{[3]}$

| Parameter | Description | -117 |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 8.5 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 3.0 |  | 4.0 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 3.0 |  | 4.0 |  | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-up Before CLK Rise | 1.5 |  | 2.0 |  | ns |
| ${ }^{\text {t }}$ A | Address Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {CDV }}$ | Data Output Valid After CLK Rise |  | 7.5 |  | 8.0 | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Output Hold After CLK Rise | 2.0 |  | 2.0 |  | ns |
| $t_{\text {ADS }}$ | $\overline{\text { ADSP, }}$, $\overline{\text { DSSC }}$ Set-up Before CLK Rise | 1.5 |  | 2.0 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | $\overline{\text { ADSP, }}$ ADSC Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |
| twes | $\overline{\mathrm{BWS}}_{[1: 0]}, \overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$ Set-up Before CLK Rise | 1.5 |  | 2.0 |  | ns |
| tWEH | $\overline{\mathrm{BWS}}_{[1: 0]}, \overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$ Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |

Switching Characteristics Over the Operating Range (continued) ${ }^{[3]}$

| Parameter | Description | -117 |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Notes: |  |  |  |  |  |  |
| 2. This parameter is sampled. |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\text { ADV }}$ Set-up Before CLK Rise | 1.5 |  | 2.0 |  | ns |
| ${ }^{\text {t }}$ tidV ${ }^{\text {d }}$ | $\overline{\text { ADV }}$ Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Input Set-up Before CLK Rise | 1.5 |  | 2.0 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Input Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {CES }}$ | Chip Enable Set-up | 1.5 |  | 2.0 |  | ns |
| ${ }^{\text {t CEH }}$ | Chip Enable Hold After CLK Rise | 0.5 |  | 0.5 |  | ns |
| ${ }^{\text {t }} \mathrm{CHZ}$ | Clock to High-Z ${ }^{[4,5]}$ | 2 | 3.5 | 2 | 3.5 | ns |
| ${ }^{\text {t CLZ }}$ | Clock to Low-Z ${ }^{4,5]}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{E} \text { OHz }}$ | $\overline{\mathrm{OE}}$ HIGH to Output High-Z ${ }^{[4,6]}$ |  | 3.5 |  | 3.5 | ns |
| $\mathrm{t}_{\text {EOLZ }}$ | $\overline{\mathrm{OE}}$ LOW to Output Low-Z ${ }^{[4,6]}$ | 0 |  | 0 |  | ns |
| $t_{\text {EOV }}$ | $\overline{\mathrm{OE}}$ LOW to Output Valid |  | 4.0 |  | 4.0 | ns |

## Timing Diagrams

## Read Timing ${ }^{[/]}$



## Timing Diagrams(continued)

## Notes:

3. Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.25 V , input pulse levels of 0 to 2.5 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{IOH}_{\mathrm{OH}}$ and load capacitance. Shown in (a) and (b) of AC test loads.
4. $\mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{EOHZ}}$, and $\mathrm{t}_{\mathrm{EOLZ}}$ are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
5. At any given voltage and temperature, $\mathrm{t}_{\mathrm{CHZ}}$ (max.) is less than $\mathrm{t}_{\mathrm{CLZ}}$ (min.).
6. This parameter is sampled and not $100 \%$ tested.
$\overline{\mathrm{CE}}$ active in this timing diagram means that all Chip Enables $\overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}$, and CE2 are active.
Write Timing ${ }^{[7]}$


Timing Diagrams(continued)
Read/Write Timing ${ }^{[7]}$


## Ordering Information

| Speed <br> $(\mathrm{MHz})$ | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :---: |
| 117 | CY7C1324A-117AC | A101 | 100-lead Thin Quad Flat Pack | Commercial |
| 100 | CY7C1324A-100AC | A101 | 100-lead Thin Quad Flat Pack | Commercial |

## Package Diagrams

## 100-lead Thin Plastic Quad Flatpack (14 x $20 \times 1.4$ mm) A101

DIMENSIDNS ARE IN MILLIMETERS.


Pentium is a registered trademark of Intel Corporation. PowerPC is a registered trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

CY7C1324A

## Document History Page

| Document Title: CY7C1324A 128K x 18 Synchronous Flow-thru Burst SRAM <br> Document Number: 38-05325 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change |  |  |
| ${ }^{* *}$ | 118253 | $10 / 14 / 02$ | HGK | New Data Sheet |  |
| ${ }^{*} \mathrm{~A}$ | 123142 | $01 / 18 / 03$ | RBI | Add Power up Requirements to Operating Conditions Information |  |

