## SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS <br> SCBS160C - DECEMBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High-Impedance State During Power Up and Power Down
- Distributed $\mathrm{V}_{\mathrm{CC}}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32-\mathrm{mA} \mathrm{IOH}_{\mathrm{OH}}, 64-\mathrm{mA} \mathrm{l}_{\mathrm{OL}}$ )
- Package Options Include Plastic 300 -mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380 -mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


## description

The 'ABT16373A are 16-bit transparent D-type latches with 3 -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54ABT16373A ... WD PACKAGE SN74ABT16373A... DGG OR DL PACKAGE (TOP VIEW)

|  | $V_{48}$ |  |
| :---: | :---: | :---: |
| 1Q1 2 | 47 | 1D1 |
| 1Q2 3 | 46 | 1D2 |
| GND | 45 | GND |
| 1Q3 ${ }_{5}$ | 44 | D3 |
| 1Q4 6 | 43 | 1D4 |
| $\mathrm{V}_{\text {CC }} 7$ | 42 | $\mathrm{V}_{\mathrm{CC}}$ |
| 1Q5 | 41 | 5 |
| 1 Q6 9 |  | ] 1D6 |
| GND 10 | - 39 | GND |
| 1Q7 11 | 13 | 1D7 |
| 12 | 37 | D8 |
| 13 | 36 | 2D1 |
| 20 | 45 | 2D2 |
| 15 | 54 | GND |
| 16 | 633 | 2D3 |
| 2Q4 17 | 732 | 2D4 |
| $\mathrm{V}_{\text {cc }} \mathrm{C}_{18}$ | 81 | $\mathrm{V}_{\mathrm{Cc}}$ |
| 2 S [19 | 30 | 2D5 |
| 2Q6 20 | 29 | 2D6 |
| GND 21 | 28 | GND |
| 2Q7 ${ }^{2}$ | 27 | 2D7 |
| 2Q8 23 | 26 | 2D8 |
| $2 \overline{\mathrm{OE}}$ [24 |  | LLE |

These devices can be used as two 8 -bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the $D$ inputs.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 2.1 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V , $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16373A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABT16373A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

| FUNCTION TABLE (each 8-bit section) |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | $\begin{aligned} & \text { OUTPUT } \\ & \mathbf{Q} \end{aligned}$ |
| $\overline{\mathrm{OE}}$ | LE | D |  |
| L | H | H | H |
| L | H | L | L |
| L | L | X | $Q_{0}$ |
| H | X | X | Z |

logic symbol $\dagger$

| 1 $\overline{O E}$ | N | 1EN | 2 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 48 | C3 |  |  |
| 1LE | 24 |  |  |  |
| $2 \overline{O E}$ | $24 \sim$ | 2EN |  |  |
| 2LE | 25 |  |  |  |
|  |  | C4 |  |  |
| 1D1 | 47 | 3D |  |  |
|  | 46 |  | 3 | 1Q1 |
| 1D2 |  |  |  | 1Q2 |
|  | 44 |  | 5 |  |
| 1D3 | 43 |  | 6 | 3 |
| 1D4 | 41 |  |  | 1Q4 |
| 1D5 |  |  | 8 | 1Q5 |
|  | 40 |  | 9 |  |
|  | 38 |  | 11 | 6 |
| 1 17 |  |  |  | 1 Q7 |
| 1D8 | 37 |  | 12 | 1Q8 |
|  | 36 |  | 13 |  |
| 2D1 | 35 | 4D $2 \nabla$ | 14 | 2Q1 |
| 2D2 | 33 |  | 16 | 2Q2 |
| 2D3 | 33 |  | 16 | 2Q3 |
|  | 32 |  | 17 |  |
| 2D4 | 30 |  | 19 | 2Q4 |
| 2D5 |  |  |  | 2Q5 |
| $2 \mathrm{D6}$ | 29 |  | 20 | 206 |
|  | 27 |  | 22 |  |
| 2 | 26 |  | 23 | 2Q7 |
| 2D8 |  |  |  | 2Q8 |

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels


To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to 5.5 V |
| Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}$ : SN54ABT16373A | 96 mA |
| SN74ABT16373A | 128 mA |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ | -18 mA |
| Output clamp current, $\mathrm{IOK}^{\left(\mathrm{V}_{\mathrm{O}}<0\right)}$ | -50 mA |
| Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): DGG package | 89 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| DL package | $94^{\circ} \mathrm{C} / \mathrm{W}$ |

Storage temperature range, $T_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.
recommended operating conditions (see Note 3)


NOTE 3: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


* On products compliant to MIL-PRF-38535, this parameter does not apply.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ This parameter is characterized, but not production tested.
§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
IT This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

\# These values apply only to the SN74ABT16373A.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ABT16373A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX |  |
|  |  |  | MIN | TYP | MAX |  |  |  |
| tPLH | D | Q | 1.4 | 3.7 | 5.3 | 1.4 | 6.5 | ns |
| tPHL |  |  | 2 | 4 | 5.4 | 2 | 6.5 |  |
| tPLH | LE | Q | 1.7 | 4.1 | 5.7 | 1.7 | 7 | ns |
| tPHL |  |  | 2.3 | 4.3 | 5.6 | 2.3 | 6.3 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Q | 1.1 | 3.4 | 5 | 1.1 | 6.4 | ns |
| tPZL |  |  | 1.5 | 3.5 | 4.9 | 1.5 | 5.8 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Q | 2.4 | 5.1 | 7.1 | 2.4 | 8.3 | ns |
| tplZ |  |  | 1.6 | 4.4 | 6.3 | 1.6 | 8 |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74ABT16373A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX |  |
|  |  |  | MIN | TYP | MAX |  |  |  |
| tPLH | D | Q | 1.4 | 3.7 | 5.3 | 1.4 | 6.3 | ns |
| tPHL |  |  | 2 | 4 | 5.4 | 2 | 6.2 |  |
| tPLH | LE | Q | 1.7 | 4.1 | 5.7 | 1.7 | 6.7 | ns |
| tPHL |  |  | 2.3 | 4.3 | 5.6 | 2.3 | 6.1 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Q | 1.1 | 3.4 | 5 | 1.1 | 6.1 | ns |
| tPZL |  |  | 1.5 | 3.5 | 4.9 | 1.5 | 5.6 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Q | 2.4 | 5.1 | 7.1 | 2.4 | 8.1 | ns |
| tPLZ |  |  | 1.6 | 4.4 | 5.8 | 1.6 | 6.5 |  |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}^{\mathrm{t} L H} / \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t} \mathrm{PZL}$ | 7 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}$ PZH | Open |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | APPLICATION NOTES | USER GUIDES | BLOCK DIAGRAMS | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

## SN54ABT16373A, 16-Bit Transparent D-type Latches With 3-State Outputs

DEVICE STATUS: ACTIVE

| PARAMETER NAME | SN54ABT16373A | SN74ABT16373A |
| :--- | :--- | :--- |
| Voltage Nodes (V) | 5 | 5 |
| Vcc range (V) | 4.5 to 5.5 | 4.5 to 5.5 |
| Input Level | TL | TL |
| Output Level | TL | TL |
| Output Drive (mA) |  | $-32 / 64$ |
| No. of Outputs | 16 | 16 |
| Static Current |  | 43.5 |
| th (ns) |  | 1 |
| tpd max (ns) |  | 6.7 |
| tsu (ns) |  | 1.5 |
| Logic | True | True |

FEATURES
$\triangle$ Back to Top

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- State-of-the-Art EPIC-II B ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per J EDEC Standard J ESD-17
- Typical $\mathrm{V}_{\mathbf{O L P}}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathbf{C C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$
- High-Impedance State During Power Up and Power Down
- Distributed V $\mathbf{c c}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32-\mathrm{mA} \mathrm{I}_{\mathbf{O H}}, 64-\mathrm{mA} \mathrm{I}_{\mathbf{O L}}$ )
 Spacings

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.
 buffer registers, I/O ports, bidirectional bus drivers, and working registers.
 levels set up at the D inputs.
 load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Product Folder: SN54ABT16373A, 16-Bit Transparent D-type Latches With 3-State Outputs
 pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16373A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABT16373A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| TECHNI CAL DOCUMENTS | $\triangle$ Back to Top |
| :---: | :---: |

To view the following documents, Acrobat Reader 4.0 is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.

| DATASHEET |
| :---: |
| Full datasheet in Acrobat PDF: sn54abt16373a.pdf (108 KB, Rev.C) (Updated: 05/01/1997) $\quad$ Back to Top |

Full datasheet in Acrobat PDF: sn54abt16373a.pdf (108 KB,Rev.C) (Updated: 05/01/1997)

## APPLICATION NOTES

$\triangle$ Back to Top
View Application Notes for Digital Logic

- Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B) (SCBA008B - Updated: 06/01/1997)
- Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A) (SCBA001A - Updated: 03/01/1997)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A - Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C - Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026-Updated: 06/20/2001)
- Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A) (SCBA006A - Updated: 12/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C - Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010-Updated: 10/01/1996)
- Live Insertion (SDYA012 - Updated: 10/01/1996)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 - Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. C) (SCBA017C - Updated: 11/22/2002)
- TI IBIS File Creation, Validation, and Distribution Processes (SZZA034 - Updated: 08/29/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB - Updated: 05/01/1996)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A - Updated: 02/27/2003)

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB - Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB - Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB - Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB - Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB - Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB - Updated: 10/07/2002)
- LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

| BLOCK DIAGRAMS | Back to Top |
| :--- | ---: |
| Radar |  |

Radar

Product Folder: SN54ABT16373A, 16-Bit Transparent D-type Latches With 3-State Outputs

| DEVICE INFORMATION Updated Daily |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ORDERABLE DEVICE | STATUS | $\begin{aligned} & \text { PACK } \\ & \text { TYPE \| } \end{aligned}$ |  |  | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { DSCC } \\ \text { NUMBER } \end{gathered}$ | PRODUCT <br> CONTENT | $\begin{aligned} & \frac{\text { BUDGETARY }}{\text { PRICING }} \\ & \text { QTY। \$US } \end{aligned}$ | $\begin{aligned} & \text { STD } \\ & \frac{\text { PACK }}{\text { QTY }} \end{aligned}$ |
| 5962-9320001QXA | ACTIVE | $\frac{\mathrm{CFP}}{(\mathrm{WD})}$ | I | 48 | -55 TO 125 |  | View Contents | $1 \mathrm{KU} \mathrm{\mid} 18.96$ | 1 |
| SNJ 54ABT16373AWD | ACTIVE | $\frac{\text { CFP }}{(\mathrm{WD})}$ |  | 48 | -55 TO 125 | $\begin{gathered} 5962- \\ 9320001 \mathrm{QXA} \end{gathered}$ | View Contents | $1 \mathrm{KU} \mathrm{\mid} 18.96$ | 1 |


| TI INVENTORY STATUS <br> As Of 09:00 AM GMT, 17 Apr 2003 |  |  |
| :---: | :---: | :---: |
| IN STOCK | IN PROGRESS QTY \| DATE | LEAD TIME |
| 248* | >10k \| 20 May | 8 WKS |
| 1098* | >10k \| 20 May | 8 WKS |

Table Data Updated on: 4/ 17/ 2003

