

## CY7C1361C/CY7C1363C

# 9-Mbit (256 K × 36/512 K × 18) Flow-Through SRAM

#### **Features**

- Supports 100 MHz, 133 MHz bus operations
- Supports 100 MHz bus operations (Automotive)
- 256 K × 36/512 K × 18 common I/O
- 3.3 V 5% and +10% core power supply  $(V_{DD})$
- 2.5 V or 3.3 V I/O power supply (V<sub>DDO</sub>)
- Fast clock-to-output times □ 6.5 ns (133-MHz version)
- Provide high performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package, Pb-free 165-ball FBGA package and non Pb-free 119-ball BGA package
- TQFP available with 3-chip enable and 2-chip enable
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option

## **Functional Description**

The CY7C1361C/CY7C1363C is a 3.3 V, 256 K × 36/512 K × 18 synchronous flow-through SRAMs, respectively designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining <u>chip</u> enable ( $\overline{CE_1}$ ), <u>depth-expansion chip</u> enab<u>les ( $\overline{CE_2}$  and  $\overline{CE_3}^{[1]}$ ), <u>burst control inputs (ADSC, ADSP,</u></u> and  $\overline{ADV}$ ), write enables ( $\overline{BW}_x$ , and  $\overline{BWE}$ ), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

The CY7C1361C/CY7C1363C enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

The CY7C1361C/CY7C1363C operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

## Selection Guide

Description		133 MHz	100 MHz	Unit
Maximum access time		6.5	8.5	ns
Maximum operating current	250	180	mA	
Maximum CMOS standby current	Commercial/Industrial	40	40	mA
	Automotive	_	60	mA


Cypress Semiconductor Corporation 198 Champion Court Document Number: 38-05541 Rev. \*O

Revised July 8, 2014


<sup>1.</sup>  $\overline{\text{CE}}_3$  is for A version of 100-pin TQFP (3 Chip Enable Option). 119-ball BGA is offered only in 2 Chip Enable.



# Logic Block Diagram - CY7C1361C



# Logic Block Diagram - CY7C1363C





## Contents


Pin Configurations	4
Pin Definitions	8
Functional Overview	9
Single Read Accesses	9
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	10
Burst Sequences	10
Interleaved Burst Address Table	10
Linear Burst Address Table	10
Sleep Mode	10
ZZ Mode Electrical Characteristics	10
Truth Table	11
Partial Truth Table for Read/Write	
Partial Truth Table for Read/Write	12
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	17
2.5 V TAP AC Output Load Equivalent	

TAP DC Electrical Characteristics and	
Operating Conditions	18
Identification Register Definitions	19
Scan Register Sizes	19
Instruction Codes	19
Boundary Scan Order	20
Boundary Scan Order	21
Maximum Ratings	22
Operating Range	22
Neutron Soft Error Immunity	22
Electrical Characteristics	22
Capacitance	23
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	
Timing Diagrams	
Ordering Information	30
Ordering Code Definitions	
Package Diagrams	31
Acronyms	
Document Conventions	34
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	38
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	38



## **Pin Configurations**


Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enables - A version)





## Pin Configurations (continued)

Figure 2. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (2 Chip Enables - AJ Version)





# Pin Configurations (continued)

Figure 3. 119-ball BGA (14 × 22 × 2.4 mm) pinout (2 Chip Enables with JTAG)

## CY7C1361C (256 K × 36)

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{DDQ}$
В	NC/288M	CE <sub>2</sub>	Α	ADSC	Α	Α	NC/512M
С	NC/144M	Α	Α	$V_{DD}$	Α	Α	NC/1G
D	$DQ_C$	DQP <sub>C</sub>	$V_{SS}$	NC	$V_{SS}$	DQPB	DQ <sub>B</sub>
Е	$DQ_C$	$DQ_C$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	$DQ_B$	$DQ_B$
F	$V_{DDQ}$	$DQ_C$	$V_{SS}$	OE	V <sub>SS</sub>	DQ <sub>B</sub>	$V_{DDQ}$
G	$DQ_C$	$DQ_C$	$\overline{\sf BW}_{\sf C}$	ADV	$\overline{BW}_B$	DQ <sub>B</sub>	DQ <sub>B</sub>
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	$DQ_B$
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{\sf BW}_{\sf D}$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{\mathrm{DDQ}}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	$DQ_A$	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	$DQP_D$	$V_{SS}$	A0	$V_{SS}$	DQPA	$DQ_A$
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{\mathrm{DDQ}}$	TMS	TDI	TCK	TDO	NC	$V_{\mathrm{DDQ}}$



# Pin Configurations (continued)

Figure 4. 165-ball FBGA pinout (3 Chip Enable)

## CY7C1361C (256 K × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE <sub>2</sub>	BW <sub>D</sub>	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC/18M	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	$DQP_A$
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	<b>Address inputs used to select one of </b> <u>the</u> <b> address locations</b> . Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3^{[2]}$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
$\overline{BW}_A, \overline{BW}_B,$ $\overline{BW}_C, \overline{BW}_D$	Input- synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the <u>rising</u> edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
CLK	Input- clock	<b>Clock input</b> . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> <sup>[2]</sup> to select/deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3^{[2]}$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub> <sup>[2]</sup>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device. $\text{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input- synchronous	<b>Byte write enable input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input- asynchronous	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
$DQ_s$	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{DQ_s}$ and $\overline{DQP_X}$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $\overline{BW}_X$ correspondingly.
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.



## Pin Definitions (continued)

Name	I/O	Description
$V_{\mathrm{DDQ}}$	I/O power supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the core of the device.
$V_{SSQ}$	I/O ground	Ground for the I/O circuitry.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG- clock	Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	_	<b>No connects</b> . Not internally connected to the die. 18M, 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.
V <sub>SS</sub> /DNU	Ground/DNU	This pin can be connected to ground or should be left floating.

## **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

The CY7C1361C/CY7C1363C supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\underline{BWE})$  and byte write select  $(BW_X)$  inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects  $(\overline{CE}_1, CE_2, \overline{CE}_3^{[3]})$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

### Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3^{[3]}$  are all asserted active and (2)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW (if the access is initiated by  $\overline{\text{ADSC}}$ , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{\text{OE}}$  input is asserted LOW, the requested data will be available at the data outputs a maximum to  $t_{\text{CDV}}$  after clock rise.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}}_1$  is HIGH.

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW<sub>X</sub>) are ignored during this first clock cycle. If the write inputs are asserted active (see Partial Truth Table for Read/Write on page 12 for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device.Byte writes are allowed. All I/Os are tristated during a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of OE.

#### Note

Document Number: 38-05541 Rev. \*O

<sup>3.</sup>  $\overline{\text{CE}}_3$  is for A version of 100-pin TQFP (3 Chip Enable Option). 119-ball BGA is offered only in 2 Chip Enable.



## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3^{[4]}$  are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write input signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_X$ ) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $\mathsf{DQ}_{[A:D]}$  is written into the specified address location. Byte writes are allowed. All I/Os are tristated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous  $\mathsf{OE}$  input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to  $\mathsf{DQ}_s.$  As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of  $\mathsf{\overline{OE}}.$ 

## **Burst Sequences**

The CY7C1361C/CY7C1363C provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	dress Address Address			
00	01	10	11	
01	00	11	10	
10	11	00	01	
11	10	01	00	

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	dress Address Address			
00	01	10	11	
01	10	11	00	
10	11	00	01	
11	00	01	10	

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the 'sleep' mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the 'sleep' mode. CE  $_1$ , CE  $_2$ , CE  $_3$  [4], ADSP, and ADSC must remain inactive for the duration of  $_{\rm ZZREC}$  after the ZZ input returns LOW.

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Cond	Min	Max	Unit	
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	Commercial/Industrial	-	50	mA
			Automotive	_	60	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$		_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V		2t <sub>CYC</sub>	-	ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled		_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled		0	_	ns

#### Note

Document Number: 38-05541 Rev. \*O

<sup>4.</sup>  $\overline{\text{CE}}_3$  is for A version of 100-pin TQFP (3 Chip Enable Option). 119-ball BGA is offered only in 2 Chip Enable.



## **Truth Table**

The Truth Table for CY7C1361C and CY7C1363C follows. [5, 6, 7, 8, 9]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	L	Χ	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	Х	Н	L	L	Χ	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	Н	L	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	Х	Х	Х	L	Н	L	Χ	Х	Χ	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Χ	Χ	Х	Χ	Х	Tri-state
Read cycle, begin burst	External	L	Н	L	L	L	Χ	Χ	Х	Ш	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Χ	Χ	Х	Τ	L–H	Tri-state
Write cycle, begin burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Χ	Н	Ш	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Χ	Н	Τ	L–H	Tri-state
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Ш	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Τ	L–H	Tri-state
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Ш	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Τ	L–H	Tri-state
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Ι	Н	Ш	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Ι	Н	Τ	L–H	Tri-state
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Ι	Н	Ш	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Χ	L	Х	Н	Н	Н	Н	L–H	Tri-state
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

#### Notes

<sup>Notes
5. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
6. WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
7. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
8. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.</sup> 

<sup>9.</sup>  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).



## **Partial Truth Table for Read/Write**

The Partial Truth Table for Read/Write for CY7C1361C follows. [10, 11]

Function (CY7C1361C)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte (A, DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write byte (B, DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes (B, A, DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write byte (C, DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes (C, A, DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write bytes (C, B, DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write bytes (C, B, A, DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write byte (D, DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes (D, A, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write bytes (D, B, DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	L
Write bytes (D, B, DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write bytes (D, B, A, DQP <sub>D</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	L	L	Н	L
Write bytes (D, C, A, DQP <sub>D</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	X	X	Х	Х

## **Partial Truth Table for Read/Write**

The Partial Truth Table for Read/Write for CY7C1363C follows. [10, 11]

Function (CY7C1363C)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	X

<sup>10.</sup> X = "Don't Care." H = Logic HIGH, L = Logic LOW.

11. Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write will be done based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1361C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1361C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

## Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

## Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 19). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 16. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 19.

### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes on page 19. Three of these instructions are listed as



RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



# **TAP Controller Block Diagram**



# **TAP Timing**





## **TAP AC Switching Characteristics**


Over the Operating Range

Parameter [12, 1	Parameter	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK clock LOW time	20	_	ns
Output Times		•	•	
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid		_	ns
Set-up Times		•	•	
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture setup to TCK rise		_	ns
Hold Times		•	•	
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	_	ns
t <sub>CH</sub>	Capture hold after clock rise	5	-	ns

## 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


# 3.3 V TAP AC Output Load Equivalent



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



#### Notes

- 12.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 13. Test conditions are specified using the load in TAP AC test conditions.  $t_{R}/t_{F}$  = 1 ns.



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C < T<sub>A</sub> < +70 °C; V<sub>DD</sub> = 3.3 V  $\pm$  0.165 V unless otherwise noted)

Parameter [14]	Description	Test Co	onditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3 V	2.4	_	V
		I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	2.0	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	_	V
			$V_{DDQ} = 2.5 V$	2.1	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	_	0.4	V
		I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 2.5 V	-	0.4	V
$V_{OL2}$	Output LOW voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3 V$	-	0.2	V
			V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5 V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		V <sub>DDQ</sub> = 3.3 V	-0.5	0.7	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		<b>-</b> 5	5	μA



# **Identification Register Definitions**

Instruction Field	CY7C1361C (256 K × 36)	Description
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) [15]	01011	Reserved for Internal Use
Device width (23:18) 119-ball BGA	101001	Defines memory type and architecture
Cypress device ID (17:12)	100110	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order (119-ball BGA package)	71

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note 15. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



# **Boundary Scan Order**

119-ball BGA

## CY7C1361C (256 K × 36)

Bit #	Ball ID	Signal Name
1	K4	CLK
2	H4	GW
3	M4	BWE
4	F4	ŌĒ
5	B4	ADSC
6	A4	ADSP
7	G4	ADV
8	C3	Α
9	В3	Α
10	D6	DQP <sub>B</sub>
11	H7	DQ <sub>B</sub>
12	G6	DQ <sub>B</sub>
13	E6	DQ <sub>B</sub>
14	D7	DQ <sub>B</sub>
15	E7	DQ <sub>B</sub>
16	F6	DQ <sub>B</sub>
17	G7	DQ <sub>B</sub>
18	H6	DQ <sub>B</sub>
19	T7	ZZ
20	K7	DQ <sub>A</sub>
21	L6	DQ <sub>A</sub>
22	N6	DQ <sub>A</sub>
23	P7	DQ <sub>A</sub>
24	N7	DQ <sub>A</sub>
25	M6	DQ <sub>A</sub>
26	L7	DQ <sub>A</sub>
27	K6	DQ <sub>A</sub>
28	P6	DQP <sub>A</sub>
29	T4	Α
30	A3	Α
31	C5	Α
32	B5	Α
33	A5	Α
34	C6	Α
35	A6	Α
36	B6	А

Bit #	Ball ID	Signal Name
37	P4	A0
38	N4	A1
39	R6	Α
40	T5	Α
41	Т3	А
42	R2	Α
43	R3	MODE
44	P2	DQP <sub>D</sub>
45	P1	DQ <sub>D</sub>
46	L2	DQ <sub>D</sub>
47	K1	DQ <sub>D</sub>
48	N2	DQ <sub>D</sub>
49	N1	DQ <sub>D</sub>
50	M2	DQ <sub>D</sub>
51	L1	DQ <sub>D</sub>
52	K2	DQ <sub>D</sub>
53	Internal	Internal
54	H1	DQ <sub>C</sub>
55	G2	DQ <sub>C</sub>
56	E2	DQ <sub>C</sub>
57	D1	DQ <sub>C</sub>
58	H2	DQ <sub>C</sub>
59	G1	DQ <sub>C</sub>
60	F2	DQ <sub>C</sub>
61	E1	DQ <sub>C</sub>
62	D2	DQP <sub>C</sub>
63	C2	А
64	A2	А
65	E4	CE <sub>1</sub>
66	B2	CE <sub>2</sub>
67	L3	BWD
68	G3	BW <sub>C</sub>
69	G5	BW <sub>B</sub>
70	L5	BW <sub>A</sub>
71	Internal	Internal



# **Boundary Scan Order**

165-ball FBGA

## CY7C1361C (256 K × 36)

Bit #	ball ID	Signal Name
1	В6	CLK
2	В7	GW
3	A7	BWE
4	B8	ŌĒ
5	A8	ADSC
6	В9	ADSP
7	A9	ADV
8	B10	А
9	A10	А
10	C11	DQP <sub>B</sub>
11	E10	DQ <sub>B</sub>
12	F10	DQ <sub>B</sub>
13	G10	DQ <sub>B</sub>
14	D10	DQ <sub>B</sub>
15	D11	DQ <sub>B</sub>
16	E11	DQ <sub>B</sub>
17	F11	DQ <sub>B</sub>
18	G11	DQ <sub>B</sub>
19	H11	ZZ
20	J10	DQ <sub>A</sub>
21	K10	DQ <sub>A</sub>
22	L10	DQ <sub>A</sub>
23	M10	DQ <sub>A</sub>
24	J11	DQ <sub>A</sub>
25	K11	DQ <sub>A</sub>
26	L11	DQ <sub>A</sub>
27	M11	DQ <sub>A</sub>
28	N11	DQP <sub>A</sub>
29	R11	Α
30	R10	Α
31	P10	А
32	R9	А
33	P9	А
34	R8	А
35	P8	А
36	P11	А

Bit #	ball ID	Signal Name
37	R6	A0
38	P6	A1
39	R4	Α
40	P4	Α
41	R3	Α
42	P3	Α
43	R1	MODE
44	N1	DQP <sub>D</sub>
45	L2	DQD
46	K2	DQD
47	J2	DQD
48	M2	DQD
49	M1	DQ <sub>D</sub>
50	L1	DQ <sub>D</sub>
51	K1	DQD
52	J1	DQD
53	Internal	Internal
54	G2	DQ <sub>C</sub>
55	F2	DQ <sub>C</sub>
56	E2	DQ <sub>C</sub>
57	D2	$DQ_C$
58	G1	DQ <sub>C</sub>
59	F1	DQ <sub>C</sub>
60	E1	DQ <sub>C</sub>
61	D1	DQ <sub>C</sub>
62	C1	DQP <sub>C</sub>
63	B2	А
64	A2	А
65	А3	CE <sub>1</sub>
66	В3	CE <sub>2</sub>
67	B4	BW <sub>D</sub>
68	A4	BW <sub>C</sub>
69	A5	BW <sub>B</sub>
70	B5	BW <sub>A</sub>
71	A6	CE <sub>3</sub>



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with
power applied–55 °C to + 125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to + 4.6 V
Supply voltage on $V_{DDQ}$ relative to GND $-0.5~V$ to + $V_{DD}$
DC voltage applied to outputs
in tri-state $-0.5 \text{ V}$ to $V_{DDQ} + 0.5 \text{ V}$
in tri-state0.5 V to V <sub>DDQ</sub> + 0.5 V
in tri-state
in tri-state

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{DDQ}$
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5% to
Industrial	-40 °C to +85 °C	+ 10%	$V_{DD}$
Automotive	–40 °C to +125 °C		

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/M b
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/M b
SEL	Single event latch up	85 °C	0	0.1	FIT/D ev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

## Electrical Characteristics

Over the Operating Range

Parameter [16, 17]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power supply voltage		3.135	3.6	V
$V_{\rm DDQ}$	I/O supply voltage	for 3.3 V I/O	3.135	$V_{DD}$	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = –1.0 mA	2.0	_	V
$V_{OL}$	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[16]</sup>	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[16]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	<b>–</b> 5	5	μА
	Input current of MODE	Input = V <sub>SS</sub>	-30	_	μА
		Input = V <sub>DD</sub>	_	5	μА
	Input current of ZZ	Input = V <sub>SS</sub>	<b>-</b> 5	_	μА
		Input = V <sub>DD</sub>	_	30	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	<b>–</b> 5	5	μА

<sup>16.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 17.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

Page 23 of 38



# **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [16, 17]	Description	Test Conditions	Test Conditions			Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	7.5 ns cycle, 133 MHz	-	250	mA
			10 ns cycle, 100 MHz	_	180	
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{aligned} &\text{Max V}_{\text{DD}}, \text{ device deselected,} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f = f}_{\text{MAX,}} \\ &\text{inputs switching} \end{aligned}$	All speeds (Commercial /Industrial)	-	110	mA
			10 ns cycle, 100 MHz (Automotive)	-	150	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{aligned} &\text{Max V}_{\text{DD}}, \text{ device deselected,} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{DD}} - 0.3 \text{ V or V}_{\text{IN}} \leq 0.3 \text{ V,} \\ &\text{f = 0, inputs static} \end{aligned}$	All speeds	-	40	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN} \geq \text{V}_{DDQ} - 0.3  \text{V or V}_{IN} \leq 0.3  \text{V,} \\ \text{f} = \text{f}_{MAX}, \text{ inputs switching} \end{array}$	All speeds (Commercial /Industrial)	-	100	mA
			10 ns cycle, 100 MHz (Automotive)	-	120	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\begin{aligned} &\text{Max V}_{DD}, \text{ device deselected}, \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \\ &\text{f = 0, inputs static} \end{aligned}$	All speeds (Commercial /Industrial)	-	40	mA
			10 ns cycle, 100 MHz (Automotive)	-	60	mA

# Capacitance

Parameter [18]	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	165-ball FBGA Max	Unit
C <sub>IN</sub>		T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDO</sub> = 2.5 V	5	5	5	pF
C <sub>I/O</sub>	Input/output capacitance	TODQ =10 T	5	7	7	pF

# **Thermal Resistance**

Parameter [18]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods	-	34.1	16.8	°C/W
$\Theta_{ extsf{JC}}$	Thermal resistance (junction to case)	and procedures for measuring thermal impedance, according to EIA/JESD51		14.0	3.0	°C/W


Document Number: 38-05541 Rev. \*O

Note
18. Tested initially and after any design or process change that may affect these parameters.



## **AC Test Loads and Waveforms**

## Figure 5. AC Test Loads and Waveforms





# **Switching Characteristics**

Over the Operating Range

Parameter [19, 20]	Description	-1	33	-1	Unit		
Parameter [10, 20]		Min	Max	Min Max		Oilit	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[21]</sup>	1	_	1	_	ms	
Clock		•	•	•			
t <sub>CYC</sub>	Clock cycle time	7.5	_	10	_	ns	
t <sub>CH</sub>	Clock HIGH	3.0	_	4.0	_	ns	
t <sub>CL</sub>	Clock LOW	3.0	-	4.0	_	ns	
Output Times		1					
t <sub>CDV</sub>	Data output valid after CLK rise	_	6.5	_	8.5	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	2.0	_	ns	
t <sub>CLZ</sub>	Clock to low Z [22, 23, 24]	0	_	0	_	ns	
t <sub>CHZ</sub>	Clock to high Z [22, 23, 24]	_	3.5	-	3.5	ns	
t <sub>OEV</sub>	OE LOW to output valid		3.5	-	3.5	ns	
t <sub>OELZ</sub>	OE LOW to output low Z [22, 23, 24]	0	_	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z [22, 23, 24]	_	3.5	_	3.5	ns	
Set-up Times		•	•	•			
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	1.5	_	ns	
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	1.5	-	1.5	_	ns	
t <sub>ADVS</sub>	ADV setup before CLK rise	1.5	-	1.5	_	ns	
t <sub>WES</sub>	GW, BWE, BW <sub>[A:D]</sub> setup before CLK rise	1.5	-	1.5	_	ns	
t <sub>DS</sub>	Data input setup before CLK rise	1.5	_	1.5	_	ns	
t <sub>CES</sub>	Chip enable setup	1.5	_	1.5	_	ns	
Hold Times		1					
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	0.5	_	ns	
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	_	0.5	_	ns	
t <sub>WEH</sub>	GW, BWE, BW <sub>[A:D]</sub> hold after CLK rise	0.5	_	0.5	_	ns	
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	_	0.5	_	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	0.5	_	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	0.5	_	ns	

<sup>19.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
20. Test conditions shown in (a) of Figure 5 on page 24 unless otherwise noted.
21. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.

<sup>22.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 5 on page 24. Transition is measured ± 200 mV from steady-state voltage.


23. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

<sup>24.</sup> This parameter is sampled and not 100% tested.



# **Timing Diagrams**

Figure 6. Read Cycle Timing [25]




Note 25. On this diagram, when  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 7. Write Cycle Timing [26, 27]




26. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 27. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_X$  LOW.



## Timing Diagrams (continued)

Figure 8. Read/Write Cycle Timing  $^{[28,\ 29,\ 30]}$ 




<sup>28.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 29. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 30.  $\overline{GW}$  is HIGH.



# Timing Diagrams (continued)

Figure 9. ZZ Mode Timing  $^{[31,\ 32]}$ 



<sup>31.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 32. DQs are in high Z when exiting ZZ sleep mode.




## Ordering Information

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1361C-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable)	Commercial
	CY7C1363C-133AXC			
	CY7C1361C-133AJXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (2 Chip Enable)	]
	CY7C1363C-133AJXC			
	CY7C1361C-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable)	Industrial
	CY7C1363C-133AJXI		100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (2 Chip Enable)	]
100	CY7C1361C-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable)	Commercial
	CY7C1361C-100BGC	51-85115	119-ball BGA (14 × 22 × 2.4 mm)	]
	CY7C1361C-100AXE	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable)	Automotive
	CY7C1361C-100BZXE	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free (3 Chip Enable)	


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 10. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050





51-85050 \*E



# Package Diagrams (continued)

Figure 11. 119-ball PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115






NOTE: Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 \*D




## Package Diagrams (continued)

Figure 12. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 \*F



# **Acronyms**

Acronym	Description
BGA	Ball Grid Array
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multi-Bit Upsets
LSB	Least Significant Bit
LSBU	Logical Single-Bit Upsets
MSB	Most Significant Bit
ŌĒ	Output Enable
PBGA	Plastic Ball Grid Array
SEL	Single Event Latch up
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	241690	See ECN	RKF	New data sheet.
*A	278969	See ECN	RKF	Updated Boundary Scan Order (Changed to match the B rev of these devices Updated Boundary Scan Order (Changed to match the B rev of these devices)
*B	332059	See ECN	PCI	Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related information). Updated Pin Configurations (Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard). Updated Pin Definitions (Added Address Expansion pins). Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Changed maximum value of $I_{DDZZ}$ parameter from 35 mA to 50 mA)). Updated Identification Register Definitions (Splitted Device Width (23:18) into two rows, retained the same values for 165-ball FBGA, Changed Device Width (23:18) for 119-ball BGA from 000001 to 101001). Updated Electrical Characteristics (Updated Test Conditions of $V_{OH}$ , $V_{OL}$ parameters, changed maximum value of $I_{SB1}$ parameter from 40 mA to 110 mA, changed maximum value of $I_{SB3}$ parameter from 40 mA to 100 mA respectively, changed Test Condition of $I_{SB4}$ parameter from ( $V_{IN} \ge V_{DD} - 0.3  V_{OL} = 0$
*C	377095	See ECN	PCI	Updated Electrical Characteristics (Updated Note 17 (Modified test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ ), changed maximum value of $I_{SB2}$ parameter from 30 mA to 40 mA).
*D	408298	See ECN	RXU	Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court".  Updated Electrical Characteristics (Changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE" in the description of I <sub>X</sub> parameter).  Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Replaced three-state with tri-state in all instances across the document.
*E	433033	See ECN	NXR	Updated Features (Included Automotive Temperature Range). Updated Selection Guide (Included Automotive Temperature Range). Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Included Automotive Temperature Range)). Updated Operating Range (Included Automotive Temperature Range). Updated Electrical Characteristics (Included Automotive Temperature Range) Updated Ordering Information (Updated part numbers).



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*F	501793	See ECN	VKN	Updated TAP AC Switching Characteristics (Changed minimum value of $t_{TH}$ and $t_{TL}$ parameters from 25 ns to 20 ns, and maximum value of $t_{TDOV}$ parameter from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information.
*G	2756340	08/26/2009	VKN / AESA	Added Neutron Soft Error Immunity. Updated Ordering Information (By including parts that are available, and modified the disclaimer for the Ordering information). Updated in new template.
*H	3036754	09/23/2010	NJY	Added Ordering Code Definitions. Updated Package Diagrams. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*	3050869	10/07/2010	NJY	Updated Ordering Information (Removed CY7C1363C-133AJXI).
*J	3096309	11/28/2010	NJY	Updated Pin Definitions.
*K	3367594	09/09/2011	PRIT	Updated Package Diagrams. Updated in new template.
* <b>L</b>	3612494	05/09/2012	PRIT	Updated Functional Description (Removed the Note "For best-practices recommendations, refer to the Cypress application note <i>System Design Guidelines</i> on www.cypress.com." and its reference).  Updated Pin Configurations (Removed 165-ball FBGA Package related information, updated Figure 3 (Removed CY7C1363C related information)).  Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1363C related information).  Updated Identification Register Definitions (Removed CY7C1363C related information, removed 165-ball FBGA Package related information).  Updated Scan Register Sizes (Removed "Bit Size (× 18)" column, removed 165-ball FBGA Package related information).  Updated Boundary Scan Order (Removed CY7C1363C related information).  Removed Boundary Scan Order (Corresponding to 165-ball FBGA Package)  Updated Capacitance (Removed 165-ball FBGA Package related information)  Updated Thermal Resistance (Removed 165-ball FBGA Package related information).  Updated Package Diagrams (Removed 165-ball FBGA Package related information).
*M	3753416	09/24/2012	PRIT	Updated Package Diagrams (spec 51-85115 (Changed revision from *C to *D)).
*N	4112732	09/03/2013	PRIT	Updated Ordering Information (Updated part numbers).  Updated in new template.
				Completing Sunset Review.



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*0	4430353	07/08/2014	PRIT	Updated Features: Included 165-ball FBGA Package related information.  Updated Pin Configurations:
				Included 165-ball FBGA Package related information (Added Figure 4).  Added Boundary Scan Order (Corresponding to 165-ball FBGA Package)  Updated Capacitance:
				Included 165-ball FBGA Package related information.  Updated Thermal Resistance: Included 165-ball FBGA Package related information.
				Updated Ordering Information (Updated part numbers).
				Updated Package Diagrams: spec 51-85050 – Changed revision from *D to *E. Included 165-ball FBGA Package related information (Added Figure 12).



## Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.