



# FQD20N06LE / FQU20N06LE

### **60V LOGIC N-Channel MOSFET**

### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products.

### **Features**

- 17.2A, 60V,  $R_{DS(on)} = 0.06\Omega$  @  $V_{GS} = 10V$
- Low gate charge (typical 9.5 nC)
- Low Crss (typical 35 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability
- 150°C maximum junction temperature rating
- Low level gate drive requirements allowing direct operation form logic drivers
- Built-in ESD Protection Diode







# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQD20N06LE / FQU20N06LE	Units	
V <sub>DSS</sub>	Drain-Source Voltage		60	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		17.2	Α	
	- Continuous (T <sub>C</sub> = 100°C	)	10.9	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	68.8	Α	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	170	mJ	
I <sub>AR</sub>	Avalanche Current (Note 1		17.2	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	3.8	mJ	
dv/dt	Peak Diode Recovery dv/dt (Note 3)		7.0	V/ns	
$P_{D}$	Power Dissipation (T <sub>A</sub> = 25°C) *		2.5	W	
	Power Dissipation (T <sub>C</sub> = 25°C)		38	W	
	- Derate above 25°C		0.30	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

### **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.28	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to 2	25°C	0.06		V/°C
I <sub>DSS</sub>	7 0 . 1/1 5 . 0	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V			1	μΑ
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, T <sub>C</sub> = 125°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			10	μΑ
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-10	μΑ
On Cha	aracteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1.0		2.5	V
R <sub>DS(on)</sub>	Static Drain-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.6 A		0.046	0.06	
DO(011)	On-Resistance $V_{GS}=5V, I_D=8.6A$			0.057	0.075	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 25 \text{ V}, I_D = 8.6 \text{ A}$ (N	ote 4)	11		S
C <sub>iss</sub> C <sub>oss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		506 175 35	665 230 45	pF pF pF
C <sub>rss</sub>	Reverse Transfer Capacitance			35	45	pF
Switch	ing Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 10.5 A,		13	39	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$		220	453	ns
$t_{d(off)}$	Turn-Off Delay Time	o o		45	103	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note	4, 5)	100	214	ns
$Q_g$	Total Gate Charge	$V_{DS} = 48 \text{ V}, I_{D} = 21 \text{ A},$		9.5	13	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 5 V		2.5		nC
$Q_{gd}$	Gate-Drain Charge	(Note		5.5		nC
Drain-S	Source Diode Characteristics a	nd Maximum Ratings				
	Source Diode Characteristics at Maximum Continuous Drain-Source Dio				17.2	A
I <sub>S</sub>		ode Forward Current			17.2 68.8	A A
I <sub>S</sub>	Maximum Continuous Drain-Source Dic	ode Forward Current Forward Current				
I <sub>S</sub>	Maximum Continuous Drain-Source Dio Maximum Pulsed Drain-Source Diode F	ode Forward Current			68.8	Α

- Notes: 
  1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 670μH, I $_{AS}$  = 17.2A, V $_{DD}$  = 25V, R $_{G}$  = 25  $\Omega$ , Starting T $_{J}$  = 25°C 3. I $_{SD}$  ≤ 21A, di/dt ≤ 300A/μs, V $_{DD}$  ≤ BV $_{DSS}$ , Starting T $_{J}$  = 25°C 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. B1. May 2001






Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2001 Fairchild Semiconductor Corporation Rev. B1. May 2001


### **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**





# **Unclamped Inductive Switching Test Circuit & Waveforms**



### Peak Diode Recovery dv/dt Test Circuit & Waveforms










 $\mathbf{V}_{\mathrm{DS}}$ 

Body Diode Recovery dv/dt





©2001 Fairchild Semiconductor Corporation Rev. B1. May 2001






# **IPAK**







### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST <sup>®</sup>	OPTOPLANAR™	SuperSOT™-3
Bottomless™	FASTr™	PACMAN™	SuperSOT™-6
CoolFET™	FRFET™	$POP^{\mathsf{TM}}$	SuperSOT™-8
CROSSVOLT™	GlobalOptoisolator™	PowerTrench <sup>®</sup>	SyncFET™
DenseTrench™	GTO™	QFET™	TinyLogic™
DOME™	HiSeC™	QS <sup>TM</sup>	UHC™
EcoSPARK™	ISOPLANAR™	QT Optoelectronics™	UltraFET <sup>®</sup>
E <sup>2</sup> CMOS™	LittleFET™	Quiet Series™	VCX <sup>TM</sup>
EnSigna™	MicroFET™	SLIENT SWITCHER®	
FACT™	MICROWIRE™	SMART START™	

FACT Quiet Series™ OPTOLOGIC™ Stealth™

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:


- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation Rev. H2



• 150°C maximum junction temperature

 Low level gate drive requirements allowing direct operation form logic

Built-in ESD Protection Diode

rating

drivers

# back to top

# Product status/pricing/packaging

Product	<b>Product status</b>	Pricing*	Package type	Leads	Packing method
FQD20N06LETM	Full Production	\$0.455	TO-252(DPAK)	2	TAPE REEL
FQD20N06LETF	Full Production	\$0.455	TO-252(DPAK)	2	TAPE REEL

<sup>\* 1,000</sup> piece Budgetary Pricing

# back to top

# Models

Package & leads	Condition	Temperature range	Software version	<b>Revision date</b>			
PSPICE							
TO-252(DPAK)-2	Electrical/Thermal	-55°C to 150°C	9	Mar 25, 2000			

# back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor