

#### Features

Very high speed: 55 ns and 70 ns
Voltage range: 1.65V to 1.95V
Pin compatible with CY62157CV18

· Ultra-low active power

Typical active current: 1 mA @ f = 1 MHz
 Typical active current: 10 mA @ f = f<sub>MAX</sub>

• Ultra-low standby power

Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features

· Automatic power-down when deselected

• CMOS for optimum speed/power

Packages offered in a 48-ball FBGA

### Functional Description<sup>[1]</sup>


The CY62157DV18 is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can be put into standby mode reducing

# 8M (512K x 16) Static RAM

power consumption by more than 99% when deselected Chip Enable 1  $(\overline{CE}_1)$  HIGH or Chip Enable 2  $(CE_2)$  LOW or both BHE and BLE are HIGH. The input/output pins  $(I/O_0)$  through  $I/O_{15}$  are placed in a high-impedance state when: deselected Chip Enable 1  $(\overline{CE}_1)$  HIGH or Chip Enable 2  $(CE_2)$  LOW, outputs are disabled  $(\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled  $(\overline{BHE}, \overline{BLE})$  or during a write operation  $(\underline{Chip})$  Enable 1  $(\overline{CE}_1)$  LOW and Chip Enable 2  $(\overline{CE}_2)$  HIGH and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) HIGH and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ 8). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 8).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}_1}$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}_2}$ ) HIGH and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the <u>add</u>ress pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.




Note

1. For best practice recommendations, please refer to the Cypress application note System Design Guidelines on http://www.cypress.com.



## Pin Configuration<sup>[2, 3]</sup>



- NC pins are not connected to the die.
   DNU pins are to be connected to V<sub>SS</sub> or left open.



## **Maximum Ratings**

| (Above which the useful life may be impaired. For user guidelines, not tested.) |
|---|
| Storage Temperature65°C to +150°C   |
| Ambient Temperature with Power Applied55°C to +125°C                            |
| Supply Voltage to Ground Potential0.2V to V <sub>CCMAX</sub> + 0.2V             |
| DC Voltage Applied to Outputs in High-Z State $^{[4]}$ 0.2V to $^{V}$ CC + 0.2V |

| DC Input Voltage <sup>[4]</sup>                        | –0.2V to V <sub>CC</sub> + 0.2V |
|--|---------------------------------|
| Output Current into Outputs (LOW)                      | 20 mA                           |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V                          |
| Latch-up Current                                       | > 200 mA                        |

### **Operating Range**

| Range      | Ambient Temperature (T <sub>A</sub> ) | V <sub>CC</sub> |
|------------|---------------------------------------|-----------------|
| Industrial | −40°C to +85°C                        | 1.65V to 1.95V  |

### **Product Portfolio**

|               |      |                          |      |       |                                |           | Power Di            | ssipation             |                     |      |
|---------------|------|--------------------------|------|-------|--------------------------------|-----------|---------------------|-----------------------|---------------------|------|
|               |      |                          |      |       |                                | Operating | , Icc (mA)          |                       |                     |      |
|               |      | V <sub>CC</sub> Range(V) |      | Speed | f = 1 MHz f = f <sub>MAX</sub> |           | Standby,            | I <sub>SB2</sub> (μΑ) |                     |      |
| Product       | Min. | Typ. <sup>[5]</sup>      | Max. | (ns)  | Typ. <sup>[5]</sup>            | Max.      | Typ. <sup>[5]</sup> | Max.                  | Typ. <sup>[5]</sup> | Max. |
| CY62157DV18L  | 1.65 | 1.8                      | 1.95 | 55    | 1                              | 5         | 10                  | 20                    | 2                   | 20   |
|               |      |                          |      | 70    |                                |           | 8                   | 15                    | 2                   | 20   |
| CY62157DV18LL | 1.65 | 1.8                      | 1.95 | 55    | 1                              | 5         | 10                  | 20                    | 2                   | 5    |
|               |      |                          |      | 70    |                                |           | 8                   | 15                    | 2                   | 5    |

### DC Electrical Characteristics (Over the Operating Range)

|                                     |                                     |  |                                 |             | CY   | 62157DV             | 18-55                 | CY   | 62157DV             | 18-70                 |      |
|-------------------------------------|-------------------------------------|--|---------------------------------|-------------|------|---------------------|-----------------------|------|---------------------|-----------------------|------|
| Parameter                           | Description                         | Test Con   | Test Conditions                 |             | Min. | Typ. <sup>[5]</sup> | Max.                  | Min. | Typ. <sup>[5]</sup> | Max.                  | Unit |
| V <sub>OH</sub>                     | Output HIGH Voltage                 | $I_{OH} = -0.1 \text{ mA}$   | $V_{CC} = 1$ .                  | 65V         | 1.4  |                     |                       | 1.4  |                     |                       | V    |
| V <sub>OL</sub>                     | Output LOW Voltage                  | $I_{OL} = 0.1 \text{ mA}$  | $V_{CC} = 1$ .                  | 65V         |      |                     | 0.2                   |      |                     | 0.2                   | V    |
| V <sub>IH</sub>                     | Input HIGH Voltage                  |  |                                 |             | 1.4  |                     | V <sub>CC</sub> + 0.2 | 1.4  |                     | V <sub>CC</sub> + 0.2 | V    |
| V <sub>IL</sub>                     | Input LOW Voltage                   |  |                                 |             | -0.2 |                     | 0.4                   | -0.2 |                     | 0.4                   | V    |
| I <sub>IX</sub>                     | Input Leakage Current               | $GND \leq V_I \leq V_CC$   |                                 |             | -1   |                     | +1                    | -1   |                     | +1                    | μΑ   |
| I <sub>OZ</sub>                     | Output Leakage<br>Current           | $GND \leq V_O \leq V_CC,  Output$ Disabled   |                                 |             | -1   |                     | +1                    | -1   |                     | +1                    | μΑ   |
| I <sub>CC</sub>                     | V <sub>CC</sub> Operating Supply    | $f = f_{MAX} = 1/t_{RC}$   | Vcc = 1.9                       |             |      | 10                  | 20                    |      | 8                   | 15                    | mA   |
|                                     | Current                             | f = 1 MHz  | I <sub>OUT</sub> = 0<br>CMOS le | mA,<br>evel |      | 1                   | 5                     |      | 1                   | 5                     |      |
| I <sub>SB1</sub>                    | Automatic CE                        | $\overline{CE}_1 \ge V_{CC} - 0.2$   | /, CE <sub>2</sub> <u>&lt;</u>  | L           |      | 2                   | 20                    |      | 2                   | 20                    | μΑ   |
| Power-down Current –<br>CMOS Inputs |                                     | $0.2$ V, $V_{\text{IN}} \ge V_{\text{CC}} - 0.2$ V, $V_{\text{IN}} \le 0.2$ V, $f = f_{\text{MAX}}$ (Address and Data Only), $f = 0$ ( $\overline{\text{OE}}$ , $\overline{\text{WE}}$ , $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ ) |                                 |             | 2    | 5                   |                       | 2    | 5                   |                       |      |
| I <sub>SB2</sub>                    | Automatic CE                        | $\overline{CE}_1 \ge V_{CC} - 0.2$   | /, CE <sub>2</sub> ≤            | L           |      | 2                   | 20                    |      | 2                   | 20                    | μΑ   |
|                                     | Power-down Current –<br>CMOS Inputs | $0.2V, V_{IN} \ge V_{CC} - V_{IN} \le 0.2V, f = 0, 1.95V$  |                                 | LL          |      | 2                   | 5                     |      | 2                   | 5                     |      |

## Capacitance<sup>[6]</sup>

| Parameter        | Description        | Test Conditions            | Max. | Unit |
|------------------|--------------------|----------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25$ °C, $f = 1$ MHz | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = V_{CC(typ)}$     | 8    | pF   |


- 4.  $V_{IL}(min.) = -2.0V$  for pulse durations less than 20 ns.
- 5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .
- 6. Tested initially and after any design or process changes that may affect these parameters.



#### **Thermal Resistance**

| Parameter     | Description   | Test Conditions  | BGA | Unit |
|---------------|---|--|-----|------|
| $\theta_{JA}$ | Thermal Resistance (Junction to Ambient) <sup>[6]</sup> | Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board | 55  | C/W  |
| $\theta_{JC}$ | Thermal Resistance (Junction to Case) <sup>[6]</sup>    |  | 16  | C/W  |

### **AC Test Loads and Waveforms**




Equivalent to: THÉVENIN EQUIVALENT

| Parameters      | 1.8V  | UNIT |
|-----------------|-------|------|
| R1              | 13500 | Ω    |
| R2              | 10800 | Ω    |
| R <sub>TH</sub> | 6000  | Ω    |
| V <sub>TH</sub> | 0.80  | V    |

#### **Data Retention Characteristics**

| Parameter                       | Description                             | Conditions  | N  | ∕lin.           | <b>Typ.</b> <sup>[5]</sup> | Max. | Unit |
|---------------------------------|---|---|----|-----------------|----------------------------|------|------|
| $V_{DR}$                        | V <sub>CC</sub> for Data Retention      |   |    | 1.0             |                            | 1.95 | V    |
| I <sub>CCDR</sub>               | Data Retention Current                  | $V_{CC} = 1.0V, \overline{CE}_1 \ge V_{CC} - 0.2V, CE_2$        | _  |                 | 1                          | 10   | μΑ   |
|                                 |   | $\leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ | LL |                 |                            | 3    |      |
| t <sub>CDR</sub> <sup>[6]</sup> | Chip Deselect to Data<br>Retention Time |   |    | 0               |                            |      | ns   |
| t <sub>R</sub> <sup>[7]</sup>   | Operation Recovery Time                 |   |    | t <sub>RC</sub> |                            |      | ns   |

### Data Retention Waveform<sup>[8]</sup>



- 7. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} > 100 \ \mu s$  or stable at  $V_{CC(min.)} > 100 \ \mu s$ .
- 8. BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.




## Switching Characteristics (Over the Operating Range)<sup>[9]</sup>

|                                   |   | CY62157 | 7DV18-55 | CY6215 | 7DV18-70 |      |
|-----------------------------------|---|---------|----------|--------|----------|------|
| Parameter                         | Parameter Description   |         | Max.     | Min.   | Max.     | Unit |
| Read Cycle                        |   | ļ       | •        | !      | Ц        |      |
| t <sub>RC</sub>                   | Read Cycle Time   | 55      |          | 70     |          | ns   |
| t <sub>AA</sub>                   | Address to Data Valid   |         | 55       |        | 70       | ns   |
| t <sub>OHA</sub>                  | Data Hold from Address Change   | 10      |          | 10     |          | ns   |
| t <sub>ACE</sub>                  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid                 |         | 55       |        | 70       | ns   |
| t <sub>DOE</sub>                  | OE LOW to Data Valid  |         | 25       |        | 35       | ns   |
| t <sub>LZOE</sub>                 | OE LOW to Low Z <sup>[10]</sup>   | 5       |          | 5      |          | ns   |
| t <sub>HZOE</sub>                 | OE HIGH to High Z <sup>[10, 12]</sup>                                     |         | 20       |        | 25       | ns   |
| t <sub>LZCE</sub>                 | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[10]</sup>      | 10      |          | 10     |          | ns   |
| t <sub>HZCE</sub>                 | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[10, 12]</sup> |         | 20       |        | 25       | ns   |
| t <sub>PU</sub>                   | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-up                   | 0       |          | 0      |          | ns   |
| t <sub>PD</sub>                   | CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-down                 |         | 55       |        | 70       | ns   |
| t <sub>DBE</sub>                  | BLE/BHE LOW to Data Valid   |         | 55       |        | 70       | ns   |
| t <sub>LZBE</sub> <sup>[11]</sup> | BLE/BHE LOW to Low Z <sup>[10]</sup>                                      | 5       |          | 5      |          | ns   |
| t <sub>HZBE</sub>                 | BLE/BHE HIGH to High-Z <sup>[10, 12]</sup>                                |         | 20       |        | 25       | ns   |
| Write Cycle <sup>[13]</sup>       | -   | *       |          | !      |          |      |
| t <sub>WC</sub>                   | Write Cycle Time  | 55      |          | 70     |          | ns   |
| t <sub>SCE</sub>                  | CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End                  | 45      |          | 60     |          | ns   |
| t <sub>AW</sub>                   | Address Set-up to Write End   | 45      |          | 60     |          | ns   |
| t <sub>HA</sub>                   | Address Hold from Write End   | 0       |          | 0      |          | ns   |
| t <sub>SA</sub>                   | Address Set-up to Write Start   | 0       |          | 0      |          | ns   |
| t <sub>PWE</sub>                  | WE Pulse Width  | 45      |          | 50     |          | ns   |
| t <sub>BW</sub>                   | BLE/BHE LOW to Write End  | 45      |          | 60     |          | ns   |
| t <sub>SD</sub>                   | Data Set-up to Write End  | 25      |          | 30     |          | ns   |
| t <sub>HD</sub>                   | Data Hold from Write End  | 0       |          | 0      |          | ns   |
| t <sub>HZWE</sub>                 | WE LOW to High Z <sup>[10, 12]</sup>                                      |         | 20       |        | 25       | ns   |
| t <sub>LZWE</sub>                 | WE HIGH to Low Z <sup>[10]</sup>  | 10      |          | 10     |          | ns   |

### **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>




- Test conditions assume signal transition time of 3 ns or less, timing reference levels of  $V_{CC(typ.)/2}$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified I<sub>OL</sub>.
- 10. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZCE}$ ,  $t_{HZDE}$  is less than  $t_{LZCE}$ ,  $t_{HZDE}$  is less than  $t_{LZCE}$ .
- At any given temperature and voltage condition, r<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>.
   If both byte enables are toggled together, this value is 10 ns.
   t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter a <u>high-impedance</u> state.
   The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.
   Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.

- 15. WE is HIGH for Read cycle.




## Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[15, 16]



## Write Cycle No. 1 (WE Controlled) [13, 17, 18, 19]



- 16. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.

  17. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .


  18. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

  19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms (continued)

Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled) [13, 17, 18, 19]





## Write Cycle No. 3 (WE Controlled, OE LOW)[18, 19]





## Switching Waveforms (continued)





### **Truth Table**

| CE <sub>1</sub> | CE <sub>2</sub> | WE | OE | BHE | BLE | Input / Outputs                               | Mode                | Power                     |
|-----------------|-----------------|----|----|-----|-----|---|---------------------|---------------------------|
| Н               | Χ               | Χ  | Χ  | Χ   | Х   | High Z  | Deselect/Power-down | Standby(I <sub>SB</sub> ) |
| Χ               | L               | Χ  | Χ  | Χ   | Х   | High Z  | Deselect/Power-down | Standby(I <sub>SB</sub> ) |
| Χ               | Χ               | Χ  | Χ  | Н   | Н   | High Z  | Deselect/Power-down | Standby(I <sub>SB</sub> ) |
| L               | Н               | Н  | L  | L   | L   | Data Ou(1/00-1/015)                           | Read                | Active(I <sub>CC</sub> )  |
| L               | Н               | Н  | L  | Н   | L   | Data Ou(1/00-1/07);<br>High Z (1/08-1/015)    | Read                | Active(I <sub>CC</sub> )  |
| L               | Н               | Н  | L  | L   | Н   | High Z (I/O0- I/O7);<br>Data Ou(I/O8- I/O15)  | Read                | Active(I <sub>CC</sub> )  |
| L               | Н               | Н  | Н  | L   | Н   | High Z  | Output Disabled     | Active(I <sub>CC</sub> )  |
| L               | Н               | Н  | Н  | Н   | L   | High Z  | Output Disabled     | Active(I <sub>CC</sub> )  |
| L               | Н               | Н  | Н  | L   | L   | High Z  | Output Disabled     | Active(I <sub>CC</sub> )  |
| L               | Н               | L  | Χ  | L   | L   | Data In (I/O0- I/O15)                         | Write               | Active(I <sub>CC</sub> )  |
| L               | Н               | L  | Х  | Н   | L   | Data In (I/O0- I/O7);<br>High Z (I/O8- I/O15) | Write               | Active(I <sub>CC</sub> )  |
| L               | Н               | L  | Х  | L   | Н   | High Z (I/O0-I/O7);<br>Data In (I/O8-I/O15)   | Write               | Active(I <sub>CC</sub> )  |


## **Ordering Information**

| Speed (ns) | Ordering Code       | Package<br>Name | Package Type                                | Operating<br>Range |
|------------|---------------------|-----------------|---|--------------------|
| 55         | CY62157DV18L-55BVI  | BV48A           | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | Industrial         |
|            | CY62157DV18LL-55BVI | BV48A           | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | ]                  |
| 70         | CY62157DV18L-70BVI  | BV48A           | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | Industrial         |
|            | CY62157DV18LL-70BVI | BV48A           | 48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm) | ]                  |



### **Package Diagrams**

#### 48-Lead VFBGA (6 x 8 x 1 mm) BV48A



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

| Document Title: CY62157DV18 MoBL2™ 8M (512K x 16) Static RAM<br>Document Number: 38-05126 |         |               |                    |  |
|---|---------|---------------|--------------------|--|
| REV.  | ECN NO. | Issue<br>Date | Orig. of<br>Change | Description of Change  |
| **  | 112603  | 03/01/02      | GAV                | New Data Sheet, Die rev replacing CY62157CV18  |
| *A  | 116601  | 06/14/02      | MGN                | Added second power bin (L and LL) Changed from Advance Information to Preliminary                                |
| *B  | 124694  | 03/18/03      | DPM                | Changed Preliminary to Final Added LL Bin to Iccdr = 3 uA max Added new footnotes (1 and 2) Filled in TBD values |