



#### **FEATURES**

- 15, 25, 45 ns Read Access and R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-Volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Endurance
- 20-Year Non-volatile Data Retention
- Single 3.0V +20%, -10% Operation
- Commercial, Industrial Temperatures
- 44-pin 400-mil TSOPII (RoHS-Compliant)
- 48-ball Fine Pitch Ball Grid Array (FBGA)

#### DESCRIPTION


The Simtek STK14EC8 is a 4MB fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.


The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The Simtek nvSRAM is the highest performance, most reliable non-volatile memory available.


#### **BLOCK DIAGRAM**





44-Pin TSOP-II

(See mechanical drawing on page 17)



48-Ball FBGA

(See mechanical drawing on page 18)

### **PIN DESCRIPTIONS**

Pin Name	1/0	Description
A <sub>18</sub> -A <sub>0</sub>	Input	Address: The 19 address inputs select one of 524,288 bytes in the nvSRAM array
DQ <sub>7</sub> -DQ <sub>0</sub>	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device
W	Input	Write Enable Input, Active Low: When selected low, enables data on the IO pins to be written to the address location latched by the falling edge of $\overline{\text{CE}}$ .
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high causes the DQ pins to tri-state.
V <sub>CC</sub>	Power Supply	Power: 3.0V, +20%, -10%
HSB	I/O	Hardware Store Busy: When low this output indicates a Store is in progress (also low during power up while busy). When pulled low external to the chip, it will initiate a non-volatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional). After each store operation, HSB will be driven high for a short time at the standard output high current (I <sub>OUT</sub> = -2 mA). See note b.
V <sub>CAP</sub>	Power Supply	Autostore Capacitor: Supplies power to the nvSRAM during a power loss to store data from SRAM to non-volatile storage elements.
V <sub>SS</sub>	Power Supply	Ground
NC	No Connect	This pin is not connected to the die. (Do not connect in design; reserved for future use)



### **ABSOLUTE MAXIMUM RATINGS**a

Voltage on Input Relative to Ground	0.5V to 4.1V
Voltage on Input Relative to V <sub>SS</sub>	$-0.5V$ to $(V_{CC} + 0.5V)$
Voltage on DQ <sub>0-7</sub> or HSB	$-0.5V$ to $(V_{CC} + 0.5V)$
Temperature under Bias	–55°C to 125°C
Junction Temperature	–55°C to 140°C
Storage Temperature	65°C to 150°C
Minimum accumulated Storage Time	
@ 150°C ambient temperature	1000 hours
@ 85°C ambient temperature	20 years
Power Discipation	1\//

ote a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC Output Current (1 output at a time, 1s duration) . . . . . . 15mA TF (TSOP-II 44) PACKAGE THERMAL CHARACTERISTICS

 $\theta_{ic}$  tbd;  $\theta_{ia}$  tbd [0fpm], tbd [200fpm], tbd C/W [500fpm].

#### **BF (FBGA48) PACKAGE THERMAL CHARACTERISTICS**

 $\theta_{jc}$  tbd C/W;  $\theta_{ja}$  tbd [0fpm], tbd [200fpm], tbd C/W [500fpm].

#### DC CHARACTERISTICS

 $(V_{CC} = 2.7V - 3.6V)$ 

OVMDOL	DADAMETER	СОММ	ERCIAL	INDU	STRIAL	LINUTO	NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub>	Average V <sub>CC</sub> Current		70 65 50		75 70 52	mA mA mA	t <sub>AVAV</sub> = 15ns t <sub>AVAV</sub> = 25ns t <sub>AVAV</sub> = 45ns Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		10		10	mA	All Inputs Don't Care, V <sub>CC</sub> = max Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 3V, 25°C, Typical		35		35	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore™ Cycle		5		5	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> )
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Levels)		5		5	mA	$\label{eq:energy} \begin{array}{l} \overline{E} \geq (V_{CC} \text{-}0.2V) \\ \text{All Others $V_{1N} \leq 0.2V$ or $\geq (V_{CC} \text{-}0.2V)$} \\ \text{Standby current level after non-volatile} \\ \text{cycle complete} \end{array}$
l <sub>ILK</sub>	Input Leakage Current		±1		±1	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μА	$V_{CC} = \max_{V_{IN} = V_{SS} \text{ to } V_{CC}, \overline{E} \text{ or } \overline{G} \ge V_{IH}$
$V_{IH}$	Input Logic "1" Voltage	2.0	V <sub>CC</sub> + 0.5	2.0	V <sub>CC</sub> + 0.5	V	All Inputs
$V_{IL}$	Input Logic "0" Voltage	V <sub>SS</sub> -0.5	0.8	V <sub>SS</sub> -0.5	0.8	V	All Inputs
$V_{OH}$	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-2mA (except HSB) <sup>b</sup>
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	
V <sub>CC</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.0V nominal
V <sub>CAP</sub>	Storage Capacitance	61	180	61	180	μF	Between $V_{CAP}$ pin and $V_{SS}$ , 5V rated (Nom. 68 $\mu F$ to 150 $\mu F$ +20%, - 10%)
NV <sub>C</sub>	Nonvolatile STORE operations	200		200		K	
DATA <sub>R</sub>	Data Retention	20		20		Years	@ max. T <sub>A</sub>

Note b: The HSB pin has I<sub>OUT</sub> = -10 uA for V<sub>OH</sub> of 2.4 V when both active high and low drivers are disabled. When they are enabled, standard V<sub>OH</sub> and V<sub>OL</sub> are valid.



### **AC TEST CONDITIONS**

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels 1.5V
Output Load

## **CAPACITANCE**<sup>b</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS	
C <sub>IN</sub>	Input Capacitance	7 pF		$\Delta V = 0$ to 3V	
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$	

Note c: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading




Figure 2: AC Output Loading for Tristate Specs ( $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WLQZ}$ ,  $t_{WHQZ}$ ,  $t_{GLQX}$ ,  $t_{GHQZ}$ )




### **SRAM READ CYCLES**

NO.		SYMBOLS		PARAMETER	STK14	EC8-15	STK14	EC8-25	STK14EC8-45		UNITS
NO.	TD #1	TD #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		15		25		45	ns
2	t <sub>AVAV</sub> d	t <sub>ELEH</sub> d	t <sub>RC</sub>	Read Cycle Time	ad Cycle Time 15		25		45		ns
3	t <sub>AVQV</sub> e	t <sub>AVQV</sub> e	t <sub>AA</sub>	Address Access Time		15		25		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid	10			12		20	ns
5	t <sub>AXQX</sub> e		t <sub>OH</sub>	Output Hold after Address Change	3		3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Address Change or Chip Enable to Output Active	3		3		3		ns
7		t <sub>EHQZ</sub> f	t <sub>HZ</sub>	Address Change or Chip Disable to Output Inactive		7		10		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9		t <sub>GHQZ</sub> f	t <sub>OHZ</sub>	Output Disable to Output Inactive		7		10		15	ns
10		t <sub>ELICCH</sub> c	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11		t <sub>EHICCL</sub> c	t <sub>PS</sub>	Chip Disable to Power Standby		15		25		45	ns


Note d:  $\overline{W}$  must be high during SRAM READ cycles. Note e: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low Note f: Measured  $\pm$  200mV from steady state output voltage.

Note g: HSB must remain high during READ and WRITE cycles.

### TD #1: SRAM READ CYCLE: Address Controlled<sup>C,d,f</sup>



### TD #2: SRAM READ CYCLE: E and G Controlled<sup>d,f</sup>






### **SRAM WRITE CYCLES**


NO.	:	SYMBOLS		PARAMETER	STK14	EC8-15	STK14	EC8-25	STK14EC8-45		UNITS
NO.	TD #3	TD #4	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	15		25		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	10		20		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	15		20		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	5		10		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	10		20		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> f, h		t <sub>WZ</sub>	Write Enable to Output Disable		7		10		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	3		3		3		ns

Note h: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state. Note i:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

### TD #3: SRAM WRITE CYCLE: W Controlled<sup>g,h</sup>



TD #4: SRAM WRITE CYCLE: E Controlled<sup>g,h</sup>






### AutoStore™/POWER-UP RECALL

NO.	SYMBOLS		PARAMETER		4EC8	UNITS	NOTES
NO.	TD #5	Alternate	PARAMETER	MIN	MAX	UNITS	NOTES
22	t <sub>HRECALL</sub>		Power-up RECALL Duration		20	ms	j
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		8		k
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	٧	
25	t <sub>VCCRISE</sub>		V <sub>CC</sub> Rise Time	150		μs	
26	V <sub>HDIS</sub>		HSB output driver disable voltage		1.9	٧	
27	V <sub>RESET</sub>		Reset Voltage		1.6	٧	
28	t <sub>PUREH</sub>		E hold time after Power-up Recall start	10	20	ms	
29	t <sub>PURHH</sub>		HSB hold time after Power-up Recall start 70		μs		
30	t <sub>HHEL</sub>		E hold time after Power-up Recall completed	5		μs	

 $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$  If an SRAM WRITE has not occurred since the last non-volatile cycle, no STORE will occur. However,  $\overline{HSB}$  will be driven low after  $t_{DELAY}$  for the duration of  $t_{STORE}$ . The part is disabled until after *Power-up Recall* is complete, then Read and Write operations can continue.

TD #5: AutoStore™/POWER-UP RECALL



Note: Read and Write cycles are ignored during STORE, RECALL,  $\overline{E}$  = high, and while  $V_{CC}$  is below  $V_{SWITCH}$ . AutoStore occurs only if at least one SRAM Write has occurred.



<sup>\*\*\*</sup> HSB pin is driven high to V<sub>CC</sub> only by an internal 100k Ohm resistor, HSB driver is disabled.


### SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>k,l</sup>

NO.	Symbols		PARAMETER	STK14EC8-15		STK14EC8-25		STK14EC8-45		UNITS	NOTES
NO.	TD #6 <sup>k</sup>	Alternate	FARAMETER		MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
31	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time			25		45		ns	
32	t <sub>AVEL</sub> , t <sub>AVGL</sub>	t <sub>AS</sub>	Address Set-up Time			0		0		ns	
33	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	12		20		30		ns	
34	t <sub>EHAX</sub> , t <sub>GHAX</sub>		Address Hold Time	1		1		1		ns	1
35	t <sub>RECALL</sub>		RECALL Duration		200		200		200	μs	
36	t <sub>CHCLSS</sub>		CE hold time after Soft Sequence in			75		75		μs	

Note I: The software sequence is clocked on the falling edge of  $\overline{E}$  controlled READs or  $\overline{G}$  controlled READs

Note m: The six consecutive addresses must be read in the order listed in the Software STORE/RECALL Mode Selection Table. W must be high during all six consecutive E or G controlled cycles.

### TD #6: SOFTWARE STORE/RECALL CYCLE: E & G CONTROLLED






### HARDWARE STORE CYCLE

No.	SYMBOLS		PARAMETER		4EC8	UNITS	NOTES
NO.	TD #7	Alternate	PARAMETER	MIN	MAX	UNITS	NOTES
37	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Hardware STORE to SRAM Disabled	1	70	μs	n
38	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	
39	t <sub>HLHA</sub>		Hardware Store Low to Hardware Store Active out	500		ns	
40	t <sub>HHQV</sub>		HSB to Output active set up time		5	μs	
41	t <sub>HHHD</sub>		HSB high active hold time		500	ns	

Note n: On a hardware STORE initiation, SRAM operation continues to be enabled for time <sup>t</sup>DELAY to allow read/write cycles to complete

### TD #7: HARDWARE STORE CYCLE




### **SOFT SEQUENCE COMMANDS**

NO.	SYMBOLS	PARAMETER	STK14EC8		UNITS	NOTES
	Standard	MIN	MAX			
42	t <sub>SS</sub>	Soft Sequence Processing Time		70	μS	о,р

Note o: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

Note p: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.

### **TD#8: SOFT SEQUENCE COMMAND**





### MODE SELECTION

Ē	w	HSB	G	A <sub>18</sub> -A <sub>0</sub>	Mode	I/O	Power	Notes
Н	Х	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Н	Х	Х	Write SRAM	Input Data	Active	
L	Н	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x08B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active	q,r,s
L	Н	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data	Active	q,r,s
L	н	Н	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data	Active	q,r,s
				0x08FC0	Nonvolatile Store	Output High Z	I <sub>CC2</sub>	
L	н	п	L	0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	q,r,s

Note q: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a non-volatile cycle.

Note r: While there are 19 addresses on the STK14EC8, only the lower 16 are used to control software modes

Note s: I/O state depends on the state of  $\overline{\text{G}}.$  The I/O table shown assumes  $\overline{\text{G}}$  low



### **nvSRAM OPERATION**

#### nvSRAM

The STK14EC8 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a non-volatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the non-volatile cell (the STORE operation), or from the non-volatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14EC8 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the non-volatile cells and up to 200K STORE operations.

#### **SRAM READ**

The STK14EC8 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low while  $\overline{W}$  and  $\overline{HSB}$  are high. The address specified on pins  $A_{0-18}$  determine which of the 524,288 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (TD #1: SRAM READ CYCLE). If the READ is initiated by  $\overline{E}$  and  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (TD #2: SRAM READ CYCLE). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high, or  $\overline{W}$  and  $\overline{HSB}$  is brought low.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and  $\overline{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ0-7 will be written into memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry

will turn off the output buffers  $t_{\mbox{\scriptsize WLQZ}}$  after  $\overline{\mbox{\scriptsize W}}$  goes low

#### **AutoStore OPERATION**

The STK14EC8 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation is a unique feature of Simtek Quantum Trap technology that is enabled by default on the STK14EC8.

During normal operation, the device will draw current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part will automatically disconnect the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation will be initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 3 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of the capacitor. The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull up should be placed on  $\overline{E}$  to hold it inactive during power up. This pull-up is only effective if the  $\overline{E}$  signal is tri-state during power up. Many MPU's will tri-state their controls on power up. This should be verified when using the pullup. When the nvSRAM comes out on power-on-recall, the MPU must be active or the  $\overline{E}$  held inactive until the MPU comes out of reset.




Figure 3: AutoStore Mode



To reduce unneeded non-volatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software-initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an AutoStore cycle is in progress.

### HARDWARE STORE (HSB) OPERATION

The STK14EC8 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14EC8 will conditionally initiate a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin has a very resistive pullup and is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ <u>and</u> WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14EC8 will continue to allow SRAM operations for  $t_{DELAY}$ . During  $t_{DELAY}$ , multiple SRAM READ operations beside any Soft sequences may take place. If a WRITE is in progress when HSB is pulled low or initiated after HSB is pulled low, but before  $t_{DELAY}$  completes, it will be accepted as a valid SRAM Write. However, any SRAM WRITE cycles requested after  $t_{DELAY}$  completes will be inhibited until HSB returns high. If the Write Latch is not set before  $t_{DELAY}$  HSB goes high after  $t_{DELAY}$ .

If HSB is not used, it should be left unconnected.

### **HARDWARE RECALL (POWER-UP)**

During power up or after any low-power condition ( $V_{CC}$ < $V_{SWITCH}$ ), an internal RECALL request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle will automatically be initiated and will take  $t_{HRECALL}$  to complete.

#### SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14EC8 software STORE cycle is initiated by executing sequential E controlled or G controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the non-volatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed.

To initiate the software STORE cycle, the following READ sequence must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x8FC0	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the data bus will be disabled by  $\overline{E}$  = high for  $t_{CHCLSS}$ . It is important that READ cycles and not WRITE cycles be used in the sequence and that  $\overline{G}$  is active. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE RECALL

Data can be transferred from the non-volatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{E}$  controlled or  $\overline{G}$  controlled READ operations must be performed:

1 Read Address	0x4E38	Valid READ
2 Read Address	0xB1C7	Valid READ
3 Read Address	0x83E0	Valid READ
4 Read Address	0x7C1F	Valid READ
5 Read Address	0x703F	Valid READ
6 Read Address	0x4C63	Initiate RECALL Cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the non-volatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the



STK14EC8

non-volatile storage elements. Care must be taken so the controlling falling edge is glitch and ring free so as not to double clock the read address.

#### DATA PROTECTION

The STK14EC8 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when V<sub>CC</sub><V<sub>SWITCH</sub>.

The STK14EC8 has to be powered up with  $\overline{E}$  = high. If the STK14EC8 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low) after Software RECALL, or after a STORE, the WRITE will be inhibited until the SRAM is enabled after  $t_{HHQV}$ . This protects against inadvertent writes during power up or brown out conditions.

#### NOISE CONSIDERATIONS

The STK14EC8 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1  $\mu F$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are a short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

#### **BEST PRACTICES**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The non-volatile cells in this nvSRAM product are delivered from Simtek with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, etc. should always program a unique NV pattern (i.e., complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (autostore

enabled, etc.). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, etc.).

- The autostore enabled/disabled feature will reset to "autostore enabled" on every power down event captured by the nvSRAM. The application firmware should disable autostore on each reset sequence that this behavior is desired.
- The V<sub>cap</sub> value specified in this datasheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the max V<sub>cap</sub> value because the nvSRAM internal algorithm calculates V<sub>cap</sub> charge and discharge time based on this max Vcap value. Customers that want to use a larger V<sub>cap</sub> value to make sure there is extra store charge and store time should discuss their V<sub>cap</sub> size selection with Simtek to understand any impact on the V<sub>cap</sub> voltage level at the end of a t<sub>RECALL</sub> period.

#### LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14EC8 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14EC8 depends on the following items:

- 1 The duty cycle of chip enable
- 2 The overall cycle rate for operations
- 3 The ratio of READs to WRITEs
- 4 The operating temperature
- 5 The V<sub>CC</sub> Level
- 6 I/O Loading



#### PREVENTING AUTOSTORE

The AutoStore function can be disabled by initiating an  $AutoStore\ Disable$  sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the  $AutoStore\ Disable$  sequence, the following sequence of  $\overline{E}$  controlled or  $\overline{G}$  controlled READ operations must be performed:

1 Read Address 0x4E38 Valid READ
2 Read Address 0xB1C7 Valid READ
3 Read Address 0x83E0 Valid READ
4 Read Address 0x7C1F Valid READ
5 Read Address 0x703F Valid READ
6 Read Address 0x8B45 AutoStore Disable

The AutoStore can be re-enabled by initiating an *AutoStore Enable* sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the *AutoStore Enable* sequence, the following

sequence of  $\overline{E}$  controlled or  $\overline{G}$  controlled READ operations must be performed:


1 Read Address 0x4E38 Valid READ 2 Read Address 0xB1C7 Valid READ 3 Read Address 0x83E0 Valid READ 4 Read Address 0x7C1F Valid READ 5 Read Address 0x703F Valid READ 6 Read Address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled, but best design practice is to set the enable or disable state during each power-up sequence and not depend on this factory default condition. Simtek recommends users configure the part completely for the specific application.



### ORDERING INFORMATION

### STK14EC8-T F 45 I TR



B = Plastic 48-pin FBGA (Fine Pitch Ball Grid Array)


### **Ordering Codes**


Part Number	Description	Access Times	Temperature
STK14EC8-TF15	3V 512Kx8 AutoStore nvSRAM TSOP44-400	15 ns access time	Commercial
STK14EC8-TF25	3V 512Kx8 AutoStore nvSRAM TSOP44-400	25 ns access time	Commercial
STK14EC8-TF45	3V 512Kx8 AutoStore nvSRAM TSOP44-400	45 ns access time	Commercial
STK14EC8-TF15TR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	15 ns access time	Commercial
STK14EC8-TF25TR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	25 ns access time	Commercial
STK14EC8-TF45TR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	45 ns access time	Commercial
STK14EC8-TF15I	3V 512Kx8 AutoStore nvSRAM TSOP44-400	15 ns access time	Industrial
STK14EC8-TF25I	3V 512Kx8 AutoStore nvSRAM TSOP44-400	25 ns access time	Industrial
STK14EC8-TF45I	3V 512Kx8 AutoStore nvSRAM TSOP44-400	45 ns access time	Industrial
STK14EC8-TF15ITR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	15 ns access time	Industrial
STK14EC8-TF25ITR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	25 ns access time	Industrial
STK14EC8-TF45ITR	3V 512Kx8 AutoStore nvSRAM TSOP44-400	45 ns access time	Industrial
STK14EC8-BF15	3V 512Kx8 AutoStore nvSRAM FBGA48	15 ns access time	Commercial
STK14EC8-BF25	3V 512Kx8 AutoStore nvSRAM FBGA48	25 ns access time	Commercial
STK14EC8-BF45	3V 512Kx8 AutoStore nvSRAM FBGA48	45 ns access time	Commercial
STK14EC8-BF15TR	3V 512Kx8 AutoStore nvSRAM FBGA48	15 ns access time	Commercial
STK14EC8-BF25TR	3V 512Kx8 AutoStore nvSRAM FBGA48	25 ns access time	Commercial
STK14EC8-BF45TR	3V 512Kx8 AutoStore nvSRAM FBGA48	45 ns access time	Commercial
STK14EC8-BF15I	3V 512Kx8 AutoStore nvSRAM FBGA48	15 ns access time	Industrial
STK14EC8-BF25I	3V 512Kx8 AutoStore nvSRAM FBGA48	25 ns access time	Industrial
STK14EC8-BF45I	3V 512Kx8 AutoStore nvSRAM FBGA48	45 ns access time	Industrial
STK14EC8-BF15ITR	3V 512Kx8 AutoStore nvSRAM FBGA48	15 ns access time	Industrial
STK14EC8-BF25ITR	3V 512Kx8 AutoStore nvSRAM FBGA48	25 ns access time	Industrial
STK14EC8-BF45ITR	3V 512Kx8 AutoStore nvSRAM FBGA48	45 ns access time	Industrial




### **PACKAGE DIAGRAMS**

### 44-Pin TSOPII










### 48-Ball FBGA





### **Document Revision History**

Rev	Date	Change
1.0	April 2007	Moved to Preliminary from Advance Information  - made clear that nominal supply is 3.3V, not 3.0V (range 2.7V to 3.6V)  - modified language on pin description of HSB and NC.  - changed ISB from 1mA to 2mA.  - changed Icc3 from 8mA to 13mA  - clarified description language of Figure 3  - clarified description language of Software Recall  - clarified description language of Preventing Autostore  - corrected typo on Industrial temp range: -45 to -40
1.1	January 2008	<ul> <li>Made the following changes to the document</li> <li>page 1: revised block diagram</li> <li>page 2: added new 48 FBGA information and added pin descriptions for pins E and W.</li> <li>page 3: added thermal characteristics. In the DC Characteristics table, revised values for I<sub>CC2</sub>, I<sub>CC4</sub>, I<sub>SB</sub>, V<sub>IH</sub>, V<sub>Cc</sub>, and V<sub>CAP</sub>; and changed Industrial Max Value of V<sub>CAP</sub> to 180 and revised V<sub>CAP</sub> notes. Added "(except HSB)" to notes for Output Logic "1" Voltage.</li> <li>page 5: in SRAM Read Cycles #1 &amp; #2 table, revised parameter description for t<sub>ELOX</sub> and t<sub>EHOZ</sub> and changed Symbol #2 to t<sub>ELEH</sub> for Read Cycle Time; updated SRAM Read Cycle #2 timing diagram and changed title to add G controlled.</li> <li>page 7: in AutoStore/Power-Up Recall table, changed max value for #23 (t<sub>STORE</sub>) to 12.5.</li> <li>page 8: in Software-Controlled Store/Recall Cycle table, revised values for t<sub>RECALL</sub>; revised the notes below the Software-Controlled Store/Recall Cycle diagram.</li> <li>page 10: in Mode Selection table, changed column to A<sub>18</sub>-A<sub>0</sub>; in the values in this column, added a zero after each instance of "0x"; changed AutoStore Enable value to 0x04B46.</li> <li>page 11: in Auto-Store Operation, deleted line about V<sub>CAP</sub> pin being driven to 5V by a charge pump internal to the chip. Also, added Stefan's revised text (italics show revision): "Refer to the DC CHARACTERISTICS table for the size of the capacitor."</li> <li>page 12: under Hardware Store (HSB) Operation, revised first paragraph to read "The HSB pin has a very resistive pullup"</li> <li>page 15: in Ordering Information, Lead Finish, replaced "Sn (Matte Tin) RoHS Compliant" with "Nickel/Palladium/Gold (Ni/Pd/Au)";, added "B = Plastic 48-pin FBGA (Fine Pitch Ball Grid Array)" to Finish.</li> <li>page 16: in Ordering Codes, added ordering information for 48 FBGA and added access times column.</li> </ul>
1.2	September 2008	<ul> <li>page 3: DC Characteristics: updated I<sub>CC3</sub> to 26mA.</li> <li>page 4:add Store Time at max Store Temperature, update I<sub>CC2</sub> to 10mA, I<sub>CC3</sub> to 35mA, -I<sub>CC4</sub> to 5mA, I<sub>SB</sub> to 5mA,V<sub>CAP</sub> max to 180μF, DATA<sub>R</sub> to max T<sub>A</sub>,</li> <li>page 5: SRAM Read Cycles #1 and #2: removed <sup>t</sup>AXQX from TD #2 column.</li> <li>page 7: updated t<sub>STORE</sub> to 8ms.</li> <li>page 8: SOFTWARE-CONTROLLED STORE/RECALL Cycle: changed parameter for No. 31. Changed SOFTWARE STORE/RECALL CYCLE: E &amp; G CONTROLLED figure. Deleted SOFTWARE STORE/RECALL CYCLE: G CONTROLLED figure. Also, updated t<sub>RECALL</sub> to 200μs</li> <li>page 9: HARDWARE STORE CYCLE table: changed parameter for No. 34 and 35. Changed figures for HARDWARE STORE CYCLE and Soft Sequence Commands. Also, updated t<sub>DELAY</sub> min to 1μs</li> <li>page 10: MODE SELECTION: added a column for HSB.</li> <li>page 12: HARDWARE STORE (HSB) OPERATION: reworded second paragraph.</li> <li>page 17: Corrected positioning of MIN and MAX in 44pln TSOPII figure.</li> </ul>



SIMTEK STK14EC8 Datasheet, September 2008

Copyright 2008, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MER-CHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use, Simtek products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Simtek. Furthermore, Simtek does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Simtek products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Simtek against all charges. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.

