FQB7N10L / FQI7N10L





FQB7N10L / FQI7N10L

100V LOGIC N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

Features

- 7.3A, 100V, $R_{DS(on)} = 0.35\Omega @V_{GS} = 10 V$
- Low gate charge (typical 4.6 nC)
- Low Crss (typical 12 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating
- Low level gate drive requirments allowing direct operationfrom logic drives



Absolute Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		FQB7N10L / FQI7N10L	Units	
V _{DSS}	Drain-Source Voltage		100	V	
I _D	Drain Current - Continuous (T _C = 25°C)		7.3	Α	
	- Continuous (T _C = 100°C	;)	5.15	А	
I _{DM}	Drain Current - Pulsed	(Note 1)	29.2	Α	
V _{GSS}	Gate-Source Voltage		± 20	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	50	mJ	
I _{AR}	Avalanche Current	(Note 1)	7.3	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	4.0	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P_{D}	Power Dissipation (T _A = 25°C) *		3.75	W	
	Power Dissipation (T _C = 25°C)		40	W	
	- Derate above 25°C	•	0.27	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +175	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.75	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	S	Min	Тур	Max	Units
Off Cha	aracteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced	to 25°C		0.1		V/°C
I _{DSS}	Zana Cata Valta da Busin Comunant	V _{DS} = 100 V, V _{GS} = 0 V				1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 80 V, T _C = 150°C				10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA	
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -20 V, V _{DS} = 0 V				-100	nA
On Cha	racteristics						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1.0		2.0	V
R _{DS(on)}	Static Drain-Source	ource $V_{GS} = 10 \text{ V}, I_D = 3.65 \text{ A}$			0.275	0.35	Ω
20(0)	On-Resistance				0.300	0.38	
9 _{FS}	Forward Transconductance	$V_{DS} = 30 \text{ V}, I_{D} = 3.65 \text{ A}$	(Note 4)		5.0		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			220 55 12	72 15	pF pF
	ing Characteristics						Ρ.
t _{d(on)}	Turn-On Delay Time	V 50.V L 7.0 A			9	30	ns
t _r	Turn-On Rise Time	$V_{DD} = 50 \text{ V}, I_{D} = 7.3 \text{ A},$ $R_{G} = 25 \Omega$			100	210	ns
t _{d(off)}	Turn-Off Delay Time				17	45	ns
t _f	Turn-Off Fall Time		(Note 4, 5)		50	110	ns
Qg	Total Gate Charge	V _{DS} = 80 V, I _D = 7.3 A,			4.6	6.0	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 \text{ V}$			1.0		nC
Q _{gd}	Gate-Drain Charge		(Note 4, 5)		2.6		nC
Drain-S	Source Diode Characteristics a	nd Maximum Rating	s				
I _S	Maximum Continuous Drain-Source Diode Forward Current					7.3	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current					29.2	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 7.3 A				1.5	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 7.3 \text{ A},$	-		70		ns
Q _{rr}	,						

- $\label{eq:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ 1. & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature} \\ 2. & \textbf{L} = 1.4 \text{mH, } |_{A_S} = 7.3 \text{A, } V_{DD} = 25 \text{V, } R_G = 25 \ \Omega, Starting } T_J = 25 ^{\circ} \text{C} \\ 3. & \textbf{l}_{SD} \leq 7.3 \text{A, } \text{di/dt} \leq 300 \text{A/µs, } V_{DD} \leq B V_{DSS,} \text{ Starting } T_J = 25 ^{\circ} \text{C} \\ 4. & \textbf{Pulse Test: Pulse width} \leq 30 \text{Qµs, } \text{Duty cycle} \leq 2 \% \\ 5. & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A2, December 2000

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A2, December 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{ACEx^{TM}} & \mathsf{HiSeC^{TM}} \\ \mathsf{Bottomless^{TM}} & \mathsf{ISOPLANAR^{TM}} \\ \mathsf{CoolFET^{TM}} & \mathsf{MICROWIRE^{TM}} \\ \mathsf{CROSSVOLT^{TM}} & \mathsf{POP^{TM}} \\ \mathsf{E^2CMOS^{TM}} & \mathsf{PowerTrench^{(8)}} \\ \end{array}$

FACT™ QFET™ FACT Quiet Series™ QS™

FAST[®] Quiet Series[™] SuperSOT[™]-3 GTO[™] SuperSOT[™]-6

CROWIRE™ TinyLogic™

P™ UHC™

werTrench® VCX™

ET™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


SuperSOT™-8

SyncFET™

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



Features

- 7.3A, 100V, $R_{DS(on)} = 0.35\Omega$ @ $V_{GS} =$
- Low gate charge (typical 4.6nC)
- Low Crss (typical 12pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating
- Low level gate drive requirments allowing direct operation from logic drives

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQI7N10LTU	Full Production	\$0.444	TO-262(I2PAK)	3	RAIL

^{* 1,000} piece Budgetary Pricing

back to top

Models

Package & leads	Condition	Temperature range	Software version	Revision date
PSPICE				
TO-262(I2PAK)-3	Electrical	25°C	9.2	Apr 29, 2002

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor