


# 16K/32K/64K x16/18 Synchronous Dual Port Static RAM

#### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 6 Flow-Through/Pipelined devices
  - -16K x 16/18 organization (CY7C09269/369)
  - -32K x 16/18 organization (CY7C09279/379)
  - -64K x 16/18 organization (CY7C09289/389)
- 3 Modes
  - Flow-Through
  - Pipelined
  - Burst
- Pipelined output mode on both ports allows fast 100-MHz cycle time
- · 0.35-micron CMOS for optimum speed/power
- · High-speed clock to data access 6.5/7.5/9/12 ns (max.)

- · Low operating power
  - Active= 195 mA (typical)
  - Standby= 0.05 mA (typical)
- · Fully synchronous interface for easier operation
- · Burst counters increment addresses internally
  - -Shorten cycle times
  - Minimize bus noise
  - Supported in Flow-Through and Pipelined modes
- · Dual Chip Enables for easy depth expansion
- Upper and Lower Byte Controls for Bus Matching
- · Automatic power-down
- · Commercial and Industrial temperature ranges
- Available in 100-pin TQFP
- Pin-compatible and functionally equivalent to IDT709269, IDT70927, and IDT709279



#### Notes:

- 1. I/O<sub>8</sub>-I/O<sub>15</sub> for x16 devices; I/O<sub>9</sub>-I/O<sub>17</sub> for x18 devices.
- 2.  $I/O_0$ - $I/O_7$  for x16 devices.  $I/O_0$ - $I/O_8$  for x18 devices.
- 3. A<sub>0</sub>-A<sub>13</sub> for 16K; A<sub>0</sub>-A<sub>14</sub> for 32K; A<sub>0</sub>-A<sub>15</sub> for 64K devices.

For the most recent information, visit the Cypress web site at www.cypress.com



### **Functional Description**

The CY7C09269/79/89 and CY7C09369/79/89 are high speed synchronous CMOS 16K, 32K, and 64K x 16/18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. [4] Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{\text{CD2}} = 6.5$  ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{\text{CD1}} = 15$  ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/PIPE pin.


Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{\text{CE}}_0$  or LOW on  $\text{CE}_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{\text{CE}}_0$  LOW and  $\text{CE}_1$  HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's address strobe (ADS). When the port's count enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

#### Pin Configurations



#### Notes:


- 4. When writing simultaneously to the same location, the final value cannot be quaranteed
- be guaranteed. 5. This pin is NC for CY7C09269.
- 6. This pin is NC for CY7C09269 and CY7C09279.

7. For CY7C09269 and CY7C09279, pin #18 connected to  $V_{\rm CC}$  is equivalent to an IDT x16 pipelined device; connecting pin #18 and #58 to GND is equivalent to an IDT x16 flow-through device.



### Pin Configurations (continued)

#### 100-Pin TQFP (Top View)



#### **Selection Guide**

	CY7C09269/79/89 CY7C09369/79/89 -6	CY7C09269/79/89 CY7C09369/79/89 -7	CY7C09269/79/89 CY7C09369/79/89 -9	CY7C09269/79/89 CY7C09369/79/89 -12
f <sub>MAX2</sub> (MHz) (Pipelined)	100	83	67	50
Max Access Time (ns) (Clock to Data, Pipelined)	6.5	7.5	9	12
Typical Operating Current I <sub>CC</sub> (mA)	250	235	215	195
Typical Standby Current for I <sub>SB1</sub> (mA) (Both ports TTL Level)	45	40	35	30
Typical Standby Current for I <sub>SB3</sub> (mA) (Both ports CMOS level)	0.05	0.05	0.05	0.05

- This pin is NC for CY7C09369.
  This pin is NC for CY7C09369 and CY7C09379.



### **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L</sub> -A <sub>15L</sub>	A <sub>0R</sub> -A <sub>15R</sub>	Address Inputs (A <sub>0</sub> -A <sub>14</sub> for 32K, A <sub>0</sub> -A <sub>13</sub> for 16K devices).
ADSL	ADS <sub>R</sub>	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins.
CE <sub>0L</sub> ,CE <sub>1L</sub>	CE <sub>0R</sub> ,CE <sub>1R</sub>	Chip Enable Input. To select either the left or right port, both $\overline{CE}_0$ AND $CE_1$ must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ ).
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .
CNTENL	CNTENR	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.
CNTRSTL	CNTRST <sub>R</sub>	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O <sub>0L</sub> -I/O <sub>17L</sub>	I/O <sub>0R</sub> -I/O <sub>17R</sub>	Data Bus Input/Output (I/O <sub>0</sub> -I/O <sub>15</sub> for x16 devices).
<u>LB</u> ∟	<del>∐B</del> <sub>R</sub>	Lower Byte Select Input. Asserting this signal LOW enables read and write operations to the lower byte. ( $I/O_0$ – $I/O_8$ for x18, $I/O_0$ – $I/O_7$ for x16) of the memory array. For read operations both the $\overline{LB}$ and $\overline{OE}$ signals must be asserted to drive output data on the lower byte of the data pins.
UB <sub>L</sub>	<del>UB</del> <sub>R</sub>	Upper Byte Select Input. Same function as LB, but to the upper byte (I/O <sub>8/9L</sub> -I/O <sub>15/17L</sub> ).
ŌĒL	ŌĒR	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
GND	•	Ground Input.
NC		No Connect.
V <sub>CC</sub>		Power Input.

### **Maximum Ratings**

Output Current into Outputs (LOW)	20 m <b>A</b>
Static Discharge Voltage	>1100V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

Shaded area contains advance information.



### **Electrical Characteristics** Over the Operating Range


			CY7C09269/79/89 CY7C09369/79/89												
				-6			-7			-9			-12		
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage (V <sub>C</sub>	;c=Min,	2.4			2.4			2.4			2.4			٧
V <sub>OL</sub>	Output LOW Voltage (V <sub>C</sub> I <sub>OH</sub> = +4.0 mA)	<sub>C</sub> =Min,			0.4			0.4			0.4			0.4	٧
V <sub>IH</sub>	Input HIGH Voltage		2.2	1		2.2	1		2.2			2.2			V
$V_{IL}$	Input LOW Voltage				0.8			0.8			0.8			0.8	V
loz	Output Leakage Current		-10	1	10	-10	1	10	-10		10	-10		10	μА
Icc	Operating Current	Com'l.		250	450		235	420		215	360		195	300	mA
	(V <sub>CC</sub> =Max, I <sub>OUT</sub> =0 mA) Outputs Disabled	Indust.					260	445		245	410		225	375	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level)[10] CE	Com'l.		45	115		40	105		35	95		30	85	mA
	Ports TTL Level) <sup>L10</sup> CE <sub>L</sub> & CE <sub>R</sub> ≥ V <sub>IH</sub> , f=f <sub>MAX</sub>	Indust.					55	120		50	110		45	100	mA
I <sub>SB2</sub>	Standby Current (One	Com'l.		175	235		160	220		145	205		125	190	mA
	$\frac{ \text{Port TTL Level} ^{[10]} \overline{CE}_L }{ \overline{CE}_R } \ge V_{\text{IH}}, f = f_{\text{MAX}}$	indust.					175	235		160	220		140	205	mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level)[10]	Com'l.		0.05	0.25		0.05	0.25		0.05	0.25		0.05	0.25	mA
	$\overline{CE_L} \& \overline{CE_R} \ge V_{CC} - 0.2V$ , $f=0$	Indust.					0.05	0.25		0.05	0.25		0.05	0.25	mA
I <sub>SB4</sub>	Standby Current (One	Com'l.	1	160	200	1	145	185		130	170		110	150	mA
	Port CMOS Level)[10] CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f=f <sub>MAX</sub>	Indust.			1		160	200		145	185		125	165	mA

Shaded area contains advance information.

### Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	10	pF

### **AC Test Loads**



<sup>10.</sup>  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states  $(\overline{CE}_0 \le V_{|L})$  and  $CE_1 \ge V_{|R}$  and  $CE_2 \ge V_{|R}$  are internal signals.



### Switching Characteristics Over the Operating Range


				C	Y7C092 Y7C093	269/79/8 369/79/8	39 39			
		_	6	-7		-	9	-1	12	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
f <sub>MAX1</sub>	f <sub>Max</sub> Flow-Through		53		45		40		33	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> Pipelined		100		83		67		50	MHz
t <sub>CYC1</sub>	Clock Cycle Time - Flow-Through	19		22		25		30		ns
t <sub>CYC2</sub>	Clock Cycle Time - Pipelined	10		12		15		20		ns
t <sub>CH1</sub>	Clock HIGH Time - Flow-Through	6.5		7.5		12		12		ns
t <sub>CL1</sub>	Clock LOW Time - Flow-Through	6.5		7.5		12		12		ns
t <sub>CH2</sub>	Clock HIGH Time - Pipelined	4		5		6		8		ns
t <sub>CL2</sub>	Clock LOW Time - Pipelined	4		5		6		8		ns
t <sub>R</sub>	Clock Rise Time		3		3		3		3	ns
t <sub>F</sub>	Clock Fall Time		3		3		3		3	ns
t <sub>SA</sub>	Address Set-Up Time	3.5		4		4		4		ns
t <sub>HA</sub>	Address Hold Time	0		0		1		1		ns
t <sub>sc</sub>	Chip Enable Set-Up Time	3.5		4		4		4		ns
t <sub>HC</sub>	Chip Enable Hold Time	0		0		1		1		ns
t <sub>sw</sub>	R/W Set-Up Time	3.5		4		4		4		ns
t <sub>HW</sub>	R/W Hold Time	0		0		1		1		ns
t <sub>SD</sub>	Input Data Set-Up Time	3.5		4		4		4		ns
t <sub>HD</sub>	Input Data Hold Time	0		0		1		1		ns
t <sub>SAD</sub>	ADS Set-Up Time	3.5		4		4		4		ns
t <sub>HAD</sub>	ADS Hold Time	0		0		1		1		ns
t <sub>SCN</sub>	CNTEN Set-Up Time	3.5		4		4		4		ns
t <sub>HCN</sub>	CNTEN Hold Time	0		0		1		1		ns
t <sub>SRST</sub>	CNTRST Set-Up Time	3.5		4		4		4		ns
t <sub>HRST</sub>	CNTRST Hold Time	0		0		1		1		ns
toe	Output Enable to Data Valid		8		9		10		12	ns
touz[11,12]	OE to Low Z	2		2		2		2		ns
t <sub>OZ</sub> [11,12]	OE to High Z	1	7	1	7	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid - Flow-Through		15		18		20		25	ns
t <sub>CD2</sub>	Clock to Data Valid - Pipelined		6.5		7.5		9		12	ns
tpc	Data Output Hold After Clock HIGH	2		2		2		2		ns
t <sub>CKHZ</sub> [11,12]	Clock HIGH to Output High Z	2	9	2	9	2	9	2	9	ns
t <sub>CKLZ</sub> [11,12]	Clock HIGH to Output Low Z	2		2		2		2		ns
Port to Por	t Delays									
tcwdd	Write Port Clock HIGH to Read Data Delay		30		35		40		40	ns
tccs	Clock to Clock Set-Up Time		9		10		15		15	ns

<sup>11.</sup> Test conditions used are Load 2.12. This parameter is guaranteed by design, but it is not production tested.




### **Switching Waveforms**

Read Cycle for Flow-Through Output  $(\overline{FT}/PIPE = V_{IL})^{[13,14,15,16]}$ 




# Read Cycle for Pipelined Operation ( $\overline{\text{FT}}/\text{PIPE} = V_{\text{IH}}$ )[13,14,15,16]






### Bank Select Pipelined Read<sup>[17,18]</sup>



## Left Port Write to Flow-Through Right Port Read<sup>[19,20,21,22]</sup>




- Notes:
  17. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
  18. UB, LB, OE and ADS = V<sub>||.</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>||+</sub>.
  19. The same waveforms apply for a right port write to flow-through left port read.
  20. CE<sub>0</sub>, UB, LB, and ADS = V<sub>||.</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>||+</sub>.
  21. OE = V<sub>||.</sub> for the Right Port, which is being read from. OE = V<sub>||+</sub> for the Left Port, which is being written to.


- 22. It t<sub>CCS</sub> = maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub> > maximum specified, then data is not valid until  $t_{CCS} + t_{CD1}$ .  $t_{CWDD}$  does not apply in this case.



Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{II}$ )[16,23,24,25]




# Pipelined Read-to-Write-to-Read (OE Controlled)[16,23,24,25]




- 23. Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals.
   24. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
   25. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.



Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}} = V_{\text{IL}}$ )[14,16,23,24]




Flow-Through Read-to-Write-to-Read (OE Controlled)[14,16,23,24]






### Pipelined Read with Address Counter Advance<sup>[26]</sup>



### Flow-Through Read with Address Counter Advance<sup>[26]</sup>




#### Note

26.  $\overline{CE}_0$  and  $\overline{OE}$  =  $V_{|L}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST}$  =  $V_{|H}$ .



### Write with Address Counter Advance (Flow-Through or Pipelined Outputs)[27,28]




Notes:

27.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{|L|}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{|H|}$ .

28. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{|L|}$  and equals the counter output when  $\overline{ADS} = V_{|H|}$ .



Counter Reset (Pipelined Outputs)[16,28,29,30]



#### Notes:

29. CE<sub>0</sub>, UB, and LB = V<sub>IL</sub>; CE<sub>1</sub> = V<sub>IH</sub>.
30. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



### Read/Write and Enable Operation[31,32,33]

		Inputs			Outputs	
ŌĒ	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	I/O <sub>0</sub> -I/O <sub>17</sub>	Operation
Х	7	Н	Х	Х	High-Z	Deselected <sup>[34]</sup>
Х	4	X	اـ	Х	High-Z	Deselected <sup>[34]</sup>
Х	4	∟	Ι	L	D <sub>IN</sub>	Write
L	4	∟	Ι	Ι	D <sub>OUT</sub>	Read <sup>[34]</sup>
Н	Х	L	I	Х	High-Z	Outputs Disabled

# Address Counter Control Operation[31,35,36,37]

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Х	7	Х	Х	L	D <sub>out(0)</sub>	Reset Counter Reset to Address 0	
A <sub>n</sub>	Х		L	Х	Н	D <sub>out(n)</sub>	Load	Address Load into Counter
Х	A <sub>n</sub>	7	Н	Н	Н	D <sub>out(n)</sub>	Hold	External Address Blocked—Counter Disabled
Х	A <sub>n</sub>	7	Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter Enabled—Internal Address Generation

- "X" = Don't Care, "H" = V<sub>|H</sub>, "L" = V<sub>|L</sub>
   ADS, CNTEN, CNTRST = Don't Care.
   OE is an asynchronous input signal.
   When CE changes state in the pipelined mode, deselection and read happen in the following clock cycle.
   CE<sub>0</sub> and OE = V<sub>|L</sub>: CE<sub>1</sub> and RW = V<sub>|H</sub>.
- Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.
   Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.



## **Ordering Information**

### 16K x16 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09269-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09269-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09269-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09269-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09269-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09269-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09269-12AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advance information.

### 32K x16 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09279-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09279-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09279-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09279-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09279-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09279-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09279-12Al	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advance information.

### 64K x16 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09289-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09289-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09289-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09289-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09289-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09289-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09289-12AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advance information.



### Ordering Information (continued)

### 16K x18 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09369-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09369-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09369-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09369-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09369-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09369-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09369-12Al	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advancd information.

### 32K x18 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09379-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09379-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09379-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09379-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09379-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09379-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09379-12Al	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advance information.

### 64K x18 Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5	CY7C09389-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5	CY7C09389-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09389-7AI	A100	100-Pin Thin Quad Flat Pack	Industrial
9	CY7C09389-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09389-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09389-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	GY7C09389-12AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded area contains advance information.

Document #: 38-00664-D



### **Package Diagram**

### 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100

