SN54HC4024, SN74HC4024 ASYNCHRONOUS 7-BIT BINARY COUNTERS


- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC4024 is an asynchronous 7-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages are available externally. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include timedelay circuits, counter controls, and frequencydividing circuits.

The SN54HC4024 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC4024 is characterized for operation from -40 °C to 85 °C.

logic symbol[†]



 $^\dagger \text{This symbol}$ is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

D2804, MARCH 1984-REVISED JUNE 1989

		N PACKAGE
(

	13 🗌 N C
QG []3	12 0 QA
QF []4	11 🗋 QB
QE []5	10 NC
QD [[6	s∏oC
GND 🛛 7	8 🗌 NC

SN54HC4024 . . . FK PACKAGE (TOP VIEW)

			Ū	80 vcc	U]		
Q _G NC Q _F NC Q _E]4]5]6]7]8					16[QA NC QB NC NC	
	L			$\frac{12}{12}$	$\overset{13}{\Box}$			
		^{QD} GND	2 N	ğ	ပ္ပ			

NC-No internal connection


PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all peramaters.



Copyright © 1989, Texas Instruments Incorporated


SN54HC4024, SN74HC4024 Asynchronous 7-bit binary counters

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

typical clear and count sequence





absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC · · · · · · · · · · · · · · · · · ·
Input clamp current, IIK (VI < 0 or VI > VCC) $\dots \dots \dots$
Output clamp current, IOK (VO < 0 or VO > VCC \cdots ± 20 mA
Continuous output current, I_0 (V ₀ = 0 to V _{CC}) ± 25 mA
Continuous current through VCC or GND pins ±50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

• ,

			SN54HC4024			SN			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	CC Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIН	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			v
		$V_{CC} = 6 V$	4.2			4.2			
		$V_{CC} = 2 V$	0		0.3	0		0.3	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
VI.	Input voltage		0		Vcc	0		Vcc	V
۷o	Output voltage		0		Vcc	0		Vcc	V
		$V_{CC} = 2 V$	0		1000	0		1000	1
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
ΤA	Operating free-air temperature		- 55		125	-40		85	°C

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54H	IC4024	SN74H	C4024	
		Vcc	MIN	ŤΥ₽	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -20 \ \mu A$	4.5 V	4.4	4.499		4.4		4.4		
∨он		6 V	5.9	5.999		5.9		5.9		v
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1	1	0.1		0.1	
	$V_{I} = V_{IH}$ or V_{IL} , $I_{OL} = 20 \ \mu A$	4.5 V		0.001	0.1		0.1		0.1	
Vol		6 V		0.001	0.1		0.1		0.1	v
	$V_{I} = V_{IH} \text{ or } V_{IL}, OL = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
ſ	$V_{ } = V_{ }$ or $V_{ }$, $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
4	$V_{ } = V_{CC} \text{ or } 0$	6 V		±0.1	±100		±1000		± 1000	nA
	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8		160		80	μA
Ci		2 to 6 V		3	10		10		10	pF



SN54HC4024, SN74HC4024 Asynchronous 7-bit binary counters

				T _A =	25 °C	SN54HC4024		SN74HC4024		
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2V	0	5.5	0	3.7	0	4.3	
f _{clack} Clock frequency			4.5 V	0	28	0	19	0	22	MHz
			6 V	0	33	0	22	0	25	
			2 V	90		135		115		
. '		CLK high or low	4.5 V	18		27		23		ns
	Pulse		6 V	15		23		20		
tw	duration		2 V	80		120		100		
		CLR high	4.5 V	16		24		20		ns
			6 V	14		20		17		
	Satur time CLD law		2 V	80		120		100		
tsu	Setup time, CLR low		4.5 V	16		24		20		ns
before C	before CLK+		6 V	14		20		17		

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM	то		T ₄	– 25	°C	SN54H	IC4024	SN74H	IC4024	148117
FANAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5.5	10		3.7		4.3		
fmax		QA	4.5 V	28	50		19		22		MH
			6 V	33	60		22		26		
			2 V	-	56	120		180		150	
^t pd	CLK	QA	4.5 V		16	24		36		30	ns
			6 V		12	20		31		26	
			2 V		61	130		195		165	
^t PHL	CLR	Any	4.5 V		17	26		39		32	32 ns
			6 V		13	22		33	ŀ	28	
			2 V		28	75		110		95	
tt		Q _A	4.5 V		8	15		22		19	ាទ
			6 V		6	13		19		16	
C _{pd}	Powe	Power dissipation capacitance				$I, T_A =$	25 °C		4	0 pF typ	

Note 1: Load circuits and voltage waveforms are shown in Section 1.

.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
86012012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	86012012A SNJ54HC 4024FK	Samples
8601201CA	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8601201CA SNJ54HC4024J	Samples
SN54HC4024J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54HC4024J	Samples
SNJ54HC4024FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	86012012A SNJ54HC 4024FK	Samples
SNJ54HC4024J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8601201CA SNJ54HC4024J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

6-Feb-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated