- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175, SN54AS175A, and SN74AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input, and the 'ALS175, SN54AS175A, and SN74AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.


These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175B are characterized for operation from 0°C to 70°C.


SN54ALS174, SN54AS174.... J PACKAGE SN74ALS174, SN74AS174.... D OR N PACKAGE (TOP VIEW)




SN54ALS174, SN54AS174 . . . FK PACKAGE (TOP VIEW)



SN54ALS175, SN54AS175A . . . J PACKAGE SN74ALS175, SN74AS175B . . . D OR N PACKAGE (TOP VIEW)



SN54ALS175A, SN54AS175A...FK PACKAGE (TOP VIEW)



NC - No internal connection


TEXAS INSTRUMENTS


FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUTS			
CLR	CLK	D	Q	<u>Q</u> †	
L	Х	Х	L	Н	
Н	\uparrow	Н	Н	L	
Н	\uparrow	L	L	н	
Н	L	Χ	Q ₀	\overline{Q}_0	

†'ALS175, SN54AS175A, and SN74AS175B only

logic symbols‡





[‡] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.


logic diagrams (positive logic)

'ALS174, 'AS174 > C1 R

Pin numbers shown are for the D, J, and N packages.

To Five Other Channels

'ALS175, SN54AS175A, and SN74AS175B



To Three Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54ALS174, SN54ALS175	-55°C to 125°C
SN74ALS174, SN74ALS175	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

				54ALS1 54ALS1		SN74ALS174 SN74ALS175			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		40	0		50	MHz
		CLR low	15			10			
t _W	Pulse duration	CLK high	12.5			10			ns
		CLK low	12.5			10			
	Octor time hafare OLKA	Data	15			10			ns
t _{su}	Setup time before CLK↑	CLR inactive	8			6			115
t _h	Hold time, data after CLK↑	·	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		54ALS1 54ALS1		SN74ALS174 SN74ALS175			UNIT	
					TYP [‡]	MAX	MIN	TYP [‡]	MAX		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2	2		V	
Voi		VCC = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V	
VOL		VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5] v	
II		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
lн		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
1	All others	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _I = 0.4 V			-0.1			-0.1	mA	
I L	CLK	V _{CC} = 5.5 V,	V = 0.4 V			-0.15				IIIA	
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
laa	'ALS174	\\\ \(\circ\)	Soo Noto 1		11	19		11	19	mΛ	
ICC	'ALS175	V _{CC} = 5.5 V,	See Note 1		8	14		9	14	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with D inputs and CLR grounded, and CLK at 4.5 V.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175A SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDAS207C - APRIL 1982 - REVISED OCTOBER 1995

switching characteristics (see Figure 1)

PARAMETER	FROM	то	C _l R _l	= 50 pF = 500 c		,	UNIT	
	(INPUT)	(OUTPUT)	SN54ALS174 SN54ALS175		SN74ALS174 SN74ALS175			
				MAX	MIN	MAX		
f _{max}			40		50		MHz	
^t PLH	CLR	Any Q ('ALS175)	3	20	5	18	ns	
^t PHL	CLR	Any Q	5	30	8	23	115	
t _{PLH}	CLK	Any Q	3	20	3	15	ne	
^t PHL	OLK	(or Q, 'ALS175)	5	24	5	17	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	
Input voltage, V _I	7 V
	74, SN54AS175A −55°C to 125°C
SN74AS1	74, SN74AS175B 0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

					N54AS17 54AS17		_	174AS17 74AS17		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
ІОН	High-level output current					-2			-2	mA
loL	Low-level output current					20			20	mA
f _{clock} *	Clock frequency	су				100	0	•	100	MHz
		CLR low		5.5			5			
		CLK high	CLK high				4	•		
t _w *	Pulse duration		'AS174	6			6	•		ns
		CLK low	SN54AS175A, SN74AS175B	5			5			
			'AS174	4			4			
t _{su} *	Setup time before CLK↑	Data	SN54AS175A, SN74AS175B	3			3			ns
		CLR inactive	CLR inactive				6			
t _h *	Hold time, data after CLK↑			1			1			ns
TA	Operating free-air tem	perature	Operating free-air temperature			125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS		SN54AS174 SN54AS175A			SN74AS174 SN74AS175B		
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vон		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	!		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
II		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lιΗ		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
I _I L		$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.5			-0.5	mA
IO [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
la a	'AS174	Vac EEV	See Note 2		30	45		30	45	A
ICC	SN54AS175A, SN74AS175B	VCC = 5.5 V,	See Note 2		22.5	34		22.5	34	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX§			
	, ,	, ,	SN54AS174		SN74AS174		
			MIN	MAX	MIN	MAX	1
f _{max} *			100		100		MHz
^t PHL	CLR	Any Q	5	15	5	14	ns
^t PLH	CLK	Any O	3.5	9.5	3.5	8	ns
^t PHL	CLK	Any Q	4.5	11.5	4.5	10	115

^{*} On products compliant to MIL-STD-883, Class B, these parameters are based on characterization data but are not production tested.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _l R _l	_ = 50 pF _ = 500 £	V to 5.5 V , 2, o MAX§	,	UNIT
	, ,	, , ,	SN54AS175A		SN74AS175B		
			MIN	MAX	MIN	MAX	
f _{max} *			100		100		MHz
t _{PLH}	CLR	A O	4	10	4	9	ns
^t PHL	CLR	Any Q or $\overline{\mathbb{Q}}$	4.5	15	4.5	13	115
^t PLH	CLK	Any Q or $\overline{\mathbb{Q}}$	4	8.5	3	7.5	ns
^t PHL	OLK	Ally Q of Q	4	11	3	10	115

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.




[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 2: I_{CC} is measured with D inputs, CLR, and CLK grounded.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > Flip-Flops > <u>D-Type Flip-Flops</u> >

SN54AS175A, Quadruple D-type Flip-Flops With Clear

Device Status: Active

> Description

> Features

> Datasheets

> Pricing/Samples/Availability

> Application Notes

> Related Documents

> Training

Parameter Name	SN54AS175A
Voltage Nodes (V)	5

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR\) input, and the 'ALS175, SN54AS175A, and SN74AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175B are characterized for operation from 0°C to 70°C

Features

- 'ALS174 and 'AS174 Contain Six Flip-Flops With Single-Rail Outputs
- 'ALS175, SN54AS175A, and SN74AS175B Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct-Clear Inputs
- Applications Include:
 - o Buffer/Storage Registers
 - Shift Registers
 - o Pattern Generators
- Fully Buffered Outputs for Maximum Isolation From External Disturbances ('AS Only)
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: sdas207c.pdf (116 KB)
Full datasheet in Zipped PostScript: sdas207c.psz (114 KB)

Pricing/Samples/Availability

Orderable Device	<u>Package</u>	<u>Pins</u>	Temp (°C)	<u>Status</u>	<u>Price/unit</u> USD (100-999)	Pack Qty	DSCC Number	Availability / Samples
5962-9553701Q2A	<u>FK</u>	20	-55 TO 125	ACTIVE	10.61	1		Check stock or order
5962-9553701QFA	W	16	-55 TO 125	ACTIVE	9.77	1		Check stock or order

SN54AS175AJ	<u>J</u>	16	-55 TO 125	ACTIVE	3.09	1		Check stock or order
SNJ54AS175AFK	<u>FK</u>	20	-55 TO 125	OBSOLETE				
SNJ54AS175AJ	<u>J</u>	16	-55 TO 125	ACTIVE	3.59	1	5962-9553701QEA	Check stock or order
SNJ54AS175AW	<u>W</u>	16	-55 TO 125	OBSOLETE				

Application Reports

View Application Reports for <u>Digital Logic</u>

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- Advanced Schottky Load Management (SDYA016 Updated: 02/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Input And Output Characteristics Of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

Related Documents

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 9/1/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

