

September 2000



FQB3N80 / FQI3N80

800V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

Features

- 3.0A, 800V, $R_{DS(on)} = 5.0\Omega$ @V_{GS} = 10 V Low gate charge (typical 15 nC)
- Low Crss (typical 7.0 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		FQB3N80 / FQI3N80	Units
V _{DSS}	Drain-Source Voltage		800	V
I _D	Drain Current - Continuous (T _C = 25°C)		3.0	А
	- Continuous (T _C = 100°C)	1.9	А
I _{DM}	Drain Current - Pulsed	(Note 1)	12	А
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	320	mJ
I _{AR}	Avalanche Current	(Note 1)	3.0	А
E _{AR}	Repetitive Avalanche Energy (Note 1)		10.7	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.0	V/ns
P_{D}	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		107	W
	- Derate above 25°C		0.85	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes,		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Тур Мах	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.17	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	800			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				V
		0.9		V/°C
I_{GSSF} Gate-Body Leakage Current, Forward I_{GSSR} Gate-Body Leakage Current, Reverse I_{GSSR} I_{GSSR} Gate-Body Leakage Current, Reverse I_{GSSR} I_{GSSR			10	μА
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			100	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			100	nA
$\begin{array}{c} V_{GS(th)} & \text{Gate Threshold Voltage} & V_{DS} = V_{GS}, \ I_D = 250 \ \mu\text{A} \\ \hline R_{DS(on)} & \text{Static Drain-Source} & V_{GS} = 10 \ \text{V}, \ I_D = 1.5 \ \text{A} \\ \hline g_{FS} & \text{Forward Transconductance} & V_{DS} = 50 \ \text{V}, \ I_D = 1.5 \ \text{A} \\ \hline \textbf{On-Resistance} & V_{DS} = 50 \ \text{V}, \ I_D = 1.5 \ \text{A} \\ \hline \textbf{Oynamic Characteristics} \\ \hline \textbf{C}_{iss} & \text{Input Capacitance} & V_{DS} = 25 \ \text{V}, \ V_{GS} = 0 \ \text{V}, \\ \hline \textbf{f} = 1.0 \ \text{MHz} \\ \hline \textbf{C}_{rss} & \text{Reverse Transfer Capacitance} \\ \hline \textbf{Switching Characteristics} \\ \hline \textbf{t}_{d(on)} & \text{Turn-On Delay Time} & V_{DD} = 400 \ \text{V}, \ I_D = 3.0 \ \text{A}, \\ \hline \textbf{R}_G = 25 \ \Omega \\ \hline \textbf{V}_{DS} = 25 \ \Omega \\ \hline \textbf{V}_{DS} = 640 \ \text{V}, \ I_D = 3.0 \ \text{A}, \\ \hline \textbf{V}_{DS} = 640 \ \text{V}, \ I_D = 3.0 \ \text{A}, \\ \hline \textbf{V}_{QS} = 10 \ \text{V} \\ \hline \textbf{V}_{QS} = 10 \ $			-100	nA
$\begin{array}{c} V_{GS(th)} & \text{Gate Threshold Voltage} & V_{DS} = V_{GS}, \ I_D = 250 \mu\text{A} \\ \hline R_{DS(on)} & \text{Static Drain-Source} \\ On-Resistance & V_{GS} = 10 \text{V}, \ I_D = 1.5 \text{A} \\ \hline \\ g_{FS} & \text{Forward Transconductance} & V_{DS} = 50 \text{V}, \ I_D = 1.5 \text{A} \\ \hline \\ \textbf{Dynamic Characteristics} \\ \hline \\ \textbf{C}_{iss} & \text{Input Capacitance} & V_{DS} = 25 \text{V}, \ V_{GS} = 0 \text{V}, \\ \textbf{f} = 1.0 \text{MHz} \\ \hline \\ \textbf{C}_{rss} & \text{Reverse Transfer Capacitance} \\ \hline \\ \textbf{Switching Characteristics} \\ \hline \\ \textbf{t}_{d(on)} & \text{Turn-On Delay Time} & V_{DD} = 400 \text{V}, \ I_D = 3.0 \text{A}, \\ \textbf{R}_G = 25 \Omega \\ \hline \\ \textbf{t}_{f} & \text{Turn-Off Delay Time} \\ \hline \\ \textbf{t}_{f} & \text{Turn-Off Fall Time} \\ \hline \\ \textbf{Q}_g & \text{Total Gate Charge} & V_{DS} = 640 \text{V}, \ I_D = 3.0 \text{A}, \\ \hline \\ \textbf{V}_{GS} = 10 \text{V} \\ \hline \end{array}$				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.0		5.0	V
		3.8	5.0	Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2.85		S
		57	75	pF
		530	690	pF
		7.0	9.0	pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		7.0	0.0	P.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		15	40	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		40	90	ns
$\begin{array}{c cccc} \textbf{Q}_g & \textbf{Total Gate Charge} & \textbf{V}_{DS} = 640 \ \text{V}, \ \textbf{I}_D = 3.0 \ \text{A}, \\ \textbf{Q}_{gs} & \textbf{Gate-Source Charge} & \textbf{V}_{GS} = 10 \ \text{V} \end{array}$		30	70	ns
Q_{gs} Gate-Source Charge $V_{GS} = 10 \text{ V}$		30	70	ns
		15	19	nC
Q _{gd} Gate-Drain Charge (Note 4, 5)		3.5		nC
		7.7		nC
Durin Common Die la Olement wieding aus I Mariness Detirate			•	
Drain-Source Diode Characteristics and Maximum Ratings Source Diode Forward Current			3.0	А
I _{SM} Maximum Pulsed Drain-Source Diode Forward Current			12	A
V_{SD} Drain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, I_S = 3.0 \text{ A}$			1.4	V
		530	1.4	ns
t_{rr} Reverse Recovery Time $V_{GS} = 0 \text{ V, } I_S = 3.0 \text{ A,}$ Q_{rr} Reverse Recovery Charge $dI_F / dt = 100 \text{ A/}\mu\text{s}$ (Note 4)		2.8		μC

Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 67mH, I_{AS} = 3.0A, V_{DD} = 50V, R_{G} = 25 Ω , Starting T_{J} = 25°C 3. I_{SD} ≤ 3.0A, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_{J} = 25°C 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, September 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEXTM FASTrTM QFETTM VCXTM

Bottomless[™] GlobalOptoisolator[™] QS[™]

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E²CMOS™ MICROWIRE™ SuperSOT™-6 EnSigna™ **OPTOLOGIC™** SuperSOT™-8 FACT™ OPTOPLANAR™ SyncFET™ РОР™ FACT Quiet Series™ TinyLogic™

FAST[®] PowerTrench[®] UHCTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.


2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. F



- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQI3N80TU	Full Production	\$0.87	TO-262(I2PAK)	3	RAIL

^{* 1,000} piece Budgetary Pricing

back to top

Models

Package & leads Condition		Temperature range	Temperature range Software version	
PSPICE				
TO-262(I2PAK)-3	Electrical	-55°C to 155°C	9.2	Aug 21, 2001

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor