

4Mb ZBT® SRAM

MT55L256L18P1, MT55L256V18P1, MT55L128L32P1, MT55L128V32P1, MT55L128L36P1, MT55L128V36P1

3.3V VDD, 3.3V or 2.5V I/O

FEATURES


- High frequency and 100 percent bus utilization
- Fast cycle times: 6ns, 7.5ns and 10ns
- Single +3.3V ±5% power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- Advanced control logic for minimum control signal interface
- Individual BYTE WRITE controls may be tied LOW
- Single R/W# (read/write) control pin
- CKE# pin to enable clock and suspend operations
- Three chip enables for simple depth expansionClock-controlled and registered addresses, data
- I/Os and control signalsInternally self-timed, fully coherent WRITE
- Internally self-timed, rully concrete wRITE
 Internally self-timed, registered outputs to
- eliminate the need to control OE#
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Linear or interleaved burst modes
- Burst feature (optional)
- Pin/function compatibility with 2Mb, 8Mb, and 16Mb ZBT SRAM family
- Automatic power-down
- 165-pin FBGA package
- 100-pin TQFP package

OPTIONS

MARKING

• Timing (Access/Cycle/MHz)	
3.5ns/6ns/166 MHz	-6
4.2ns/7.5ns/133 MHz	-7.5
5ns/10ns/100 MHz	-10
 Configurations 	
3.3V I/O	
256K x 18	MT55L256L18P1
128K x 32	MT55L128L32P1
128K x 36	MT55L128L36P1
2.5V I/O	
256K x 18	MT55L256V18P1
128K x 32	MT55L128V32P1
128K x 36	MT55L128V36P1
 Package 	
100-pin TQFP	Т
165-pin FBGA	F*
• Operating Temperature Range	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)**	IT
Part Number Example.	

Part Number Example: MT55L256L18P1T-10



* A Part Marking Guide for the FBGA devices can be found on Micron's Web site—http://www.micron.com/support/index.html.

** Industrial temperature range offered in specific speed grades and configurations. Contact factory for more information.


GENERAL DESCRIPTION

The Micron[®] Zero Bus TurnaroundTM (ZBT[®]) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.

Micron's 4Mb ZBT SRAMs integrate a 256K x 18, 128K x 32, or 128K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization, eliminating any turnaround cycles when transitioning from READ to WRITE, or vice versa. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK).


-4Mb: 256K x 18, 128K x 32/36 Pipelined ZBT SRAM MT55L256L18P1_F.p65 – Rev. F, Pub. 1/03 EN





FUNCTIONAL BLOCK DIAGRAM

FUNCTIONAL BLOCK DIAGRAM 128K x 32/36



NOTE: Functional block diagrams illustrate simplified device operation. See truth tables, pin descriptions, and timing diagrams for detailed information.



GENERAL DESCRIPTION (continued)

The synchronous inputs include all addresses, all data inputs, chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), cycle start input (ADV/LD#), synchronous clock enable (CKE#), byte write enables (BWa#, BWb#, BWc#, and BWd#) and read/write (R/W#).

Asynchronous inputs include the output enable (OE#, which may be tied LOW for control signal minimization), clock (CLK) and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW or left unconnected if burst is unused. The data-out (Q), enabled by OE#, is registered by the rising edge of CLK. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs.

All READ, WRITE and DESELECT cycles are initiated by the ADV/LD# input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD#). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address. To allow for continuous, 100 percent use of the data bus, the pipelined ZBT SRAM uses a LATE LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The data associated with the address is required two cycles later, or on the rising edge of clock cycle three.

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; and BWd# controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD# is LOW. Parity/ECC bits are only available on the x18 and x36 versions.

Micron's 4Mb ZBT SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are LVTTLcompatible. Users can choose either a 2.5V or 3.3V I/O version. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.

Please refer to Micron's Web site (<u>www.micron.com/</u> <u>sramds</u>) for the latest data sheet.




TQFP PIN ASSIGNMENT TABLE

PIN#	x18	x32	x36	PIN#	x18	x32	x36	PIN#	x18	x32	x36	PIN#	x18	x32	x36		
1	NC	NC	DQc	26		Vss		51	NC	NC	DQa	76		Vss			
2	NC	DQc	DQc	27		VddQ		52	NC	DQa	DQa	77	VddQ				
3	NC	DQc	DQc	28	NC	DQd	DQd	53	NC	DQa	DQa	78	NC	DQb	DQb		
4		VddQ		29	NC	DQd	DQd	54		VddQ		79	NC	NC DQb D			
5		Vss		30	NC	NC	DQd	55		Vss		80	SA	SA NC DO			
6	NC	DQc	DQc	31	M	DDE (LBO	C#)	56	NC	DQa	DQa	81		SA			
7	NC	DQc	DQc	32		SA		57	NC	DQa	DQa	82		SA			
8	DQb	DQc	DQc	33		SA		58		DQa		83		NF*			
9	DQb	DQc	DQc	34		SA		59		DQa		84		NF*			
10		Vss		35 SA		SA		SA		60	Vss			85	ADV/LD#		ŧ 🛛
11		VddQ		36		SA1		61		VddQ		86	OE# (G#))		
12	DQb	DQc	DQc	37		SA0		62		DQa		87	87 CKE#				
13	DQb	DQc	DQc	38		DNU		63	DQa		88		R/W#				
14		Vdd		39		DNU		64	ZZ		89		CLK				
15		Vdd		40		Vss		65	Vdd		90		Vss				
16		Vdd		41		Vdd		66		Vdd		91		Vdd			
17		Vss		42		DNU		67		Vss		92		CE2#			
18	DQb	DQd	DQd	43		DNU		68	DQa	DQb	DQb	93		BWa#			
19	DQb	DQd	DQd	44		SA		69	DQa	DQb	DQb	94	BW				
20		VddQ		45		SA		70		VddQ		95	NC	BWc#	BWc#		
21		Vss		46		SA		71		Vss		96	NC	BWd#	BWd#		
22	DQb	DQd	DQd	47		SA		72	DQa	DQb	DQb	97	CE2				
23	DQb	DQd	DQd	48		SA		73	DQa	DQb	DQb	98	CE#				
24	DQb	DQd	DQd	49		SA		74	DQa	DQb	DQb	99	SA				
25	NC	DQd	DQd	50		SA		75	NC	DQb	DQb	100		SA			

* Pins 83 and 84 are reserved for address expansion, 8Mb and 16Mb respectively.



Pin Assignment (Top View) 100-Pin TQFP



*No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version. **Pins 83 and 84 are reserved for address expansion, 8Mb and 16Mb respectively.



TQFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	ТҮРЕ	DESCRIPTION
37 36 32–35, 44–50, 80–82, 99, 100	37 36 32–35, 44–50, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pins 83 and 84 are reserved as address bits for higher-density 8Mb and 16Mb ZBT SRAMs, respectively. SA0 and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa pins; BWb# controls DQb pins; BWc# controls DQc pins; BWd# controls DQd pins.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW).
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD# LOW). This input can be used for memory depth expansion.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC- standard term for OE#.
85	85	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
87	87	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.

(continued on next page)



TQFP PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	ТҮРЕ	DESCRIPTION
88	88	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITES. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
(a) 58, 59, 62, 63, 68, 69, 72–74 (b) 8, 9, 12, 13,	(a) 52, 53, 56–59, 62, 63 (b) 68, 69,	DQa DQb	Input/ Output	SRAM Data I/Os: Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
18, 19, 22–24	72–75, 78, 79			euge of clk.
	(c) 2, 3, 6–9, 12, 13	DQc		
	(d) 18, 19, 22–25, 28, 29	DQd		
N/A	51 80 1 30	NC/DQa NC/DQb NC/DQc NC/DQd	NC/ I/O	No Connect/Data Bits: On the x32 version, these pins are no connect (NC) and can be left floating or connected to GND to minimize thermal impedance. On the x36 version, these bits are DQs.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
1-3, 6, 7, 25, 28–30, 51–53, 56, 57, 75, 78, 79, 95, 96	N/A	NC	NC	No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
83, 84	83, 84	NF	_	No Function: These are internally connected to the die and will have the capacitance of input pins. It is allowable to leave these pins unconnected or driven by signals. Reserved for address expansion, pin 83 becomes an SA at 8Mb density and pin 84 becomes an SA at 16Mb density.
38, 39, 42, 43	38, 39, 42, 43	DNU	-	Do Not Use: These signals may either be unconnected or wired to GND to minimize thermal impedance.
14, 15, 16, 41, 65, 66, 91	14, 15, 16, 41, 65, 66, 91	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.



PIN LAYOUT (Top View) 165-Pin FBGA

A Image: Constraint of the second	10 11			30		х3								x18 1 2 3 4 5 6 7 8 9 10 11										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		9	8	7	6	5	4	3	З	2	1			11	10	9	8	7	6	5	4	3	2	1
MC SA CE# BW/b# NC CE2# CKE# ADV/LD# NC SA SA SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC SA SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC SA SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC SA SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC SA CE# BW/c# BW/b# CE2# CKE# ADV/LD# NC C NC SA CE2 NC BW/a# CLK R/W# OE#(G#) NC D NC NC SA CE# BW/a## CLK R/W# OE#(G#) NC C NC NC NC VDDQ VSS VSS <td< td=""><td></td><td>~</td><td></td><td><i></i></td><td><i></i></td><td></td><td></td><td>••.</td><td>,</td><td>~</td><td></td><td></td><td></td><td>-</td><td>-</td><td>~~~</td><td>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</td><td></td><td></td><td></td><td>~~~~</td><td>~</td><td>~</td><td></td></td<>		~		<i></i>	<i></i>			••.	,	~				-	-	~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				~~~~	~	~	
B SA CE2 NC BWa# CLK R/W# OE#(G#) NC SA NC SA CE2 BWd# BWa# CLK R/W# OE#(G#) NC SA NC SA CE2 BWd# BWa# CLK R/W# OE#(G#) NC SA NC C	SA NC	NC NC	+ + ח ו/// ח+	CKE#	CE2#	BW/b#	RWc#	#		<u>د</u>	NC	Α	A	5A	SA SA	NC	NDV/I D#	CKF# /	CF2#	NC	BWb#	CF#	5A	NC
c) Õ Õ (Ö		CKL# /	()	5000#				Õ	\bigcirc	В	в	(Ô	Ö	(\bigcirc	Õ	Õ	\bigcirc	Õ	Ô	Ö
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SA NC	NC	OE# (G#)	R/W#	CLK	BWa#	BWd#	2 1	CE	SA	NC	c	C	NC	SA	NC	DE# (G#)	R/W#	CLK	BWa#	NC	CE2	SA	NC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q NC NC/DQPb*	VddQ	Vss	Vss	Vss	Vss	Vss	DQ	Vp	NC	NC/DQPc*	c		DQPa	NC	VddQ	Vss	Vss	Vss	Vss	Vss	VddQ	NC	NC
F NC DQb VDDQ VDS VSS VSS VDQ NC DQa F NC DQb VDDQ VDS VSS VSS VDQ NC DQa G NC DQb VDDQ VDS VSS VSS VDDQ NC DQa G NC DQb VDDQ VSS VSS VSS VDDQ NC DQa G NC DQb VDDQ VSS VSS VSS VDDQ NC DQa G NC DQb VDDQ VSS VSS VSS VDDQ NC DQa G NC DQb VDDQ VSS VSS VSS VDDQ NC DQa G NC DQb VDDQ VSS VSS VSS VDDQ NC DQa DQc DQc VDDQ VDS VSS VSS <td< td=""><td></td><td>()</td><td></td><td>()</td><td></td><td></td><td></td><td>)</td><td></td><td>\bigcirc</td><td>\bigcirc</td><td>D</td><td>D</td><td>\bigcirc</td><td></td><td>()</td><td>Voo</td><td>Vice</td><td>Vice</td><td>Vice</td><td>Vaa</td><td>VeeO</td><td></td><td></td></td<>		()		())		\bigcirc	\bigcirc	D	D	\bigcirc		()	Voo	Vice	Vice	Vice	Vaa	VeeO		
F O	Q DQb DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	, ,	VDI	DQC	DQC	E	E	DQa		VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ		INC.
G NC DQb VDDQ VDD VSS VSS VSS VDD VDDQ NC DQa NC DQb VDDQ VDD VSS VSS VSS VSS VDD VDDQ NC DQa NC DQb VDDQ VDD VSS VSS VSS VSS VDD VDDQ NC DQa DQc DQc VDDQ VDD VSS VSS VSS VSS VDD VDDQ NC DQa DQc DQc VDDQ VDD VSS VSS VSS VSS VDD VDDQ NC DQa	Q DQb DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	ΡQ	VDI	DQc	DQc	-	-	DQa	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	NC
NC DQb VDDQ VDD VSS VSS VDD VDDQ NC DQa DQc DQc VDDQ VDD VSS VSS VSS VSS VDD VDDQ NC DQa	DQb DQb	VddQ	Vdd	Vss	Vss	Vss	Vdd	ÞQ	VDI	DQc	DQc	F		DQa	NC	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	DQb	NC
	$O \bigcirc$	\bigcirc	\bigcirc	\bigcirc	(\bigcirc	O.)		\bigcirc	\bigcirc	G	G	\bigcirc	\bigcirc	\bigcirc	$(\underline{)}$	$(\underline{)}$	(((()	\bigcirc	
- 単 () () () () () () () () () (Q DQb DQb	VddQ	VDD	Vss	Vss	Vss	VDD	pQ	VDI	DQc	DQc	н	н	DQa	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQb	NC
	NC ZZ	NC	Vdd	Vss	Vss	Vss	Vdd	c	N	Vdd	VDD			ZZ	NC	NC	Vdd	Vss	Vss	Vss	Vdd	NC	Vdd	VDD
J O O O O O O O O O O O O O O O O O O O	Q DQa DQa	VddQ	Vdd	Vss	Vss	Vss	Vdd	DQ	VDI	DQd	DQd	J	1	NC	DQa	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQb
$ \mathbf{k} \bigcirc \mathbf{k} \bigcirc \bigcirc$	ightarrow	\bigcirc (\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc)		\bigcirc	\bigcirc	к	к	()	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	()	\bigcirc
L DQb NC VDDQ VDD VSS VSS VSS VDD VDDQ DQa NC L L L DQd DQd VDDQ VDD VSS VSS VSS VDD VDDQ DQa NC	Q DQa DQa	VDDQ	Vdd	Vss	Vss	Vss	Vdd	₽Q }	Vdi	DQd	DQd	L	L	NC	DQa	VDDQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQb
	Q DQa DQa	VddQ	Vdd	Vss	Vss	Vss	Vdd	ρQ	VDI	DQd	DQd			NC	DQa	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQb
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Q DQa DQa	VDDQ	Vdd	Vss	Vss	Vss	Vdd	DQ	VDI	DOd	DOd	м	м	NC	DQa	VddQ	Vdd	Vss	Vss	Vss	Vdd	VddQ	NC	DQb
	ightarrow	\bigcirc	\bigcirc	\bigcirc	()	\bigcirc	\bigcirc			\bigcirc	\bigcirc	Ν	N	\bigcirc	Ô	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
$ P \begin{vmatrix} DOPb \\ O \end{vmatrix} \begin{pmatrix} NC \\ O \\ $	Q NC NC/DQPa*	VDDQ	Vss	Vdd	NC	NC	Vss	DQ	VDI	NC	NC/DQPd*	Р	Р	NC	NC	VDDQ	Vss	Vdd	NC	NC		VDDQ	NC	DQPb
LE NC NC SA SA DNU SA1 DNU SA SA SA NC NC NC SA SA DNU SA1 DNU SA SA	SA NC	SA	SA	DNU	SA1	DNU	SA	A	S/	NC	NC			NC	SA	SA	SA	DNU	SA1	DNU		SA	NC	NC
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SA SA	SA	SA	DNU	SA0	DNU	SA	A	S	NC	MODE	R	R	SA	SA	SA	SA	DNU	SA0	DNU	SA	SA	NC	MODE
(LBO#)														-	-	-	-	-			-	-	-	
TOP VIEW TOP VIEW				v	OP VIEV	т							J					1	OP VIEW	т				L

*No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version. **NOTE:** 1. Pins 9A, and 9B reserved for address pin expansion; 8Mb, and 16Mb respectively.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11A, 11R	6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11R	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb. For the x32 and x36 versions, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb; BWc# controls DQcs and DQPc; BWd# controls DQds and DQPd. Parity is only available on the x18 and x36 versions.
6B	6B	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. CE# is sampled only when a new external address is loaded.
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
7A	7A	CKE#	Input	Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE# is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
78	78	R/W#	Input	Read/Write: This input determines the cycle type when ADV/LD# is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
8B	8B	OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
8A	8A	ADV/LD#	Input	Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD# is HIGH, R/W# is ignored. A LOW on ADV/LD# clocks a new address at the CLK rising edge.
1R	1R	MODE (LB0#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) 10J, 10K, 10L, 10M, 11D, 11E, 11F, 11G (b) 1J, 1K, 1L, 1M, 2D, 2E, 2F, 2G	 (a) 10J, 10K, 10L, 10M, 11J, 11K, 11L, 11M (b) 10D, 10E, 10F, 10G, 11D, 11E, 11F, 11G (c) 1D, 1E, 1F, 1G, 2D, 2E, 2F, 2G (d) 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M 	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated DQa's; Byte "b" is associated with DQb's. For the x32 and x36 versions, Byte "a" is associated with DQa's; Byte "b" is associated with DQb's; Byte "c" is associated with DQc's; Byte "d" is associated with DQd's. Input data must meet setup and hold times around the rising edge of CLK.
11C 1N - -	11N 11C 1C 1N	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
1H, 2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 7N, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	1H, 2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 7N, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
4C, 4N, 5C,	4C, 4N, 5C,	Vss	Supply	Ground: GND.
5D, 5E 5F,	5D, 5E 5F,			
5G, 5H, 5J,				
5K, 5L, 5M,	5K, 5L, 5M,			
6C, 6D, 6E, 6F,	6C, 6D, 6E, 6F,			
6G, 6H, 6J,	6G, 6H, 6J,			
6K, 6L, 6M,				
7C, 7D, 7E,				
7F, 7G, 7H,				
7J, 7K, 7L,				
7M, 8C, 8N	7M, 8C, 8N			
5P, 5R, 7P, 7R	5P, 5R, 7P, 7R	DNU	-	Do Not Use: These signals may either be unconnected or wired to
				GND to improve package heat dissipation.
1A, 1B, 1C,	1A, 1B, 1P,	NC	-	No Connect: These signals are not internally connected and
1D, 1E, 1F,	2C, 2N,			may be connected to ground to improve package heat
1G, 1P, 2C,	2P, 2R, 3H,			dissipation. Pins 9A, and 9B reserved for address pin
2J, 2K, 2L,	5N, 6N, 9A,			expansion; 8Mb, and 16Mb respectively.
2M, 2N, 2P,	9B, 9H, 10C,			
2R, 3H, 4B,	10H, 10N,			
5A, 5N, 6N,	11A, 11B,			
9A, 9B, 9H,	11P			
10C, 10D,				
10E, 10F,				
10G, 10H,				
10N, 11B,				
11J, 11K,				
11L, 11M,				
11N, 11P				



INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x18)

FUNCTION	R/W#	BWa#	BWb#
READ	Н	Х	Х
WRITE Byte "a"	L	L	Н
WRITE Byte "b"	L	H	L
WRITE All Bytes	L	L	L
WRITE ABORT/NOP	L	Н	Н

NOTE: Using R/W# and BYTE WRITE(s), any one or more bytes may be written.


PARTIAL TRUTH TABLE FOR READ/WRITE COMMANDS (x32/x36)

FUNCTION	R/W#	BWa#	BWb#	BWc#	BWd#
READ	Н	Х	Х	Х	Х
WRITE Byte "a"	L	L	Н	Н	Н
WRITE Byte "b"	L	н	L	Н	Н
WRITE Byte "c"	L	Н	Н	L	Н
WRITE Byte "d"	L	н	Н	Н	L
WRITE All Bytes	L	L	L	L	L
WRITE ABORT/NOP	L	Н	Н	Н	н

NOTE: Using R/W# and BYTE WRITE(s), any one or more bytes may be written.



State Diagram for ZBT SRAM



KEY:	COMMAND	OPERATION
	DS	DESELECT
	READ	New READ
	WRITE	New WRITE
	BURST	BURST READ,
		BURST WRITE, or
		CONTINUE DESELECT

NOTE: 1. A STALL or IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE# HIGH only blocks the clock (CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock (CLK).



TRUTH TABLE

(Notes 5–10)

OPERATION	ADDRESS USED		CE2#	CED	zz	ADV/ LD#	R/W#	BWx	OE#	CKE#	CLK	DQ	NOTES
	None	H	-									•	NOTES
DESELECT Cycle			X	Х	L	L	X	X	X	L	L→H	High-Z	
DESELECT Cycle	None	X	H	Х	L	L	X	X	X	L	L→H	High-Z	
DESELECT Cycle	None	Х	X	L	L	L	Х	X	Х	L	L→H	High-Z	
CONTINUE DESELECT Cycle	None	Х	X	Х	L	Н	Х	Х	Х	L	L→H	High-Z	1
READ Cycle (Begin Burst)	External	L	L	Н	L	L	Н	Х	L	L	L→H	Q	
READ Cycle (Continue Burst)	Next	Х	X	Х	L	Н	X	Х	L	L	L→H	Q	1, 11
NOP/DUMMY READ (Begin Burst)	External	L	L	Н	L	L	Н	Х	Н	L	L→H	High-Z	2
DUMMY READ (Continue Burst)	Next	Х	X	Х	L	Н	Х	Х	Н	L	L→H	High-Z	1, 2, 11
WRITE Cycle (Begin Burst)	External	L	L	Η	L	L	L	L	Х	L	L→H	D	3
WRITE Cycle (Continue Burst)	Next	Х	X	Х	L	Н	Х	L	Х	L	L→H	D	1, 3, 11
NOP/WRITE ABORT (Begin Burst)	None	L	L	Н	L	L	L	Н	Х	L	L→H	High-Z	2, 3
WRITE ABORT (Continue Burst)	Next	Х	X	Х	L	Н	X	Н	Х	L	L→H	High-Z	1, 2, 3, 11
IGNORE CLOCK EDGE (Stall)	Current	Х	X	Х	L	Х	Х	Х	Х	Н	L→H	_	4
SNOOZE MODE	None	Х	X	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	

- **NOTE:** 1. CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONTINUE DESELECT cycle can only be entered if a DESELECT cycle is executed first.
 - 2. DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.
 - 3. OE# may be wired LOW to minimize the number of control signals to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle. Some users may use OE# when the bus turn-on and turn-off times do not meet their requirements.
 - 4. If an IGNORE CLOCK EDGE command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the IGNORE CLOCK EDGE cycle.
 - 5. X means "Don't Care." H means logic HIGH. L means logic LOW. BWx = H means all byte write signals (BWa#, BWb#, BWc# and BWd#) are HIGH. BWx = L means one or more byte write signals are LOW.
 - 6. BWa# enables WRITEs to Byte "a" (DQas); BWb# enables WRITEs to Byte "b" (DQbs); BWc# enables WRITEs to Byte "c" (DQcs); BWd# enables WRITEs to Byte "d" (DQds).
 - 7. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 - 8. Wait states are inserted by setting CKE# HIGH.
 - 9. This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
 - 10. The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth burst cycle.
 - 11. The address counter is incremented for all CONTINUE BURST cycles.



ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply
Relative to Vss0.5V to +4.6V
Voltage on VDDQ Supply
Relative to Vss0.5V to VDD
VIN0.5V to VDDQ + 0.5V
Storage Temperature (plastic)55°C to +150°C
Junction Temperature**+150°C
Short Circuit Output Current 100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le +70^{\circ}C; V_{DD}, V_{DD}Q = 3.3V \pm 0.165 \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.0	VDD + 0.3	V	1, 2
Input High (Logic 1) Voltage	DQ pins	Vih	2.0	VDD + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V \text{in} \leq V \text{dd}$	ILi	-1.0	1.0	μA	3
Output Leakage Current	$\begin{array}{llllllllllllllllllllllllllllllllllll$	ILo	-1.0	1.0	μA	
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1, 4
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1, 4
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply	1	VddQ	3.135	Vdd	V	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

- $\begin{array}{lll} \mbox{2. Overshoot:} & V_{IH} \leq +4.6V \mbox{ for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Undershoot:} & V_{IL} \geq -0.7V \mbox{ for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Power-up:} & V_{IH} \leq +3.465V \mbox{ and } V_{DD} \leq 3.135V \mbox{ for } t \leq 200 \mbox{ms} \\ \end{array}$
- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu$ A.
- 4. The load used for VoH, VoL testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. VDDQ should never exceed VDD. VDD and VDDQ can be externally wired together to the same power supply for 3.3V I/O operation.



2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +2.5V +0.4V/-0.125V unless otherwise noted)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	ViнQ	1.7	VddQ + 0.3	V	1, 2
	Inputs	Vін	1.7	Vdd + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILi	-1.0	1.0	μA	3
Output Leakage Current	Output(s) disabled,	ILo	-1.0	1.0	μA	
	$0V \le V_{IN} \le V_{DD}Q$ (DQx)					
Output High Voltage	Іон = -2.0mA	Vон	1.7	-	V	1
	Іон = -1.0mA	Vон	2.0	-	V	1
Output Low Voltage	IOL = 2.0mA	Vol	_	0.7	V	1
	IoL = 1.0mA	Vol	_	0.4	V	1
Supply Voltage		Vdd	3.135	3.6	V	1
Isolated Output Buffer Supply		VddQ	2.375	2.9	V	1

TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	MAX	UNITS	NOTES
Control Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	3	4	рF	4
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4	5	pF	4
Address Capacitance		CA	3	3.5	pF	4
Clock Capacitance		Сск	3	3.5	pF	4

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	MAX	UNITS	NOTES
Address/Control Input Capacitance		Cı	2.5	3.5	рF	4
Output Capacitance (Q)	T _A = 25°C; f = 1 MHz	Co	4	5	рF	4
Clock Capacitance		Сск	2.5	3.5	рF	4

NOTE: 1. All voltages referenced to Vss (GND).

- $\begin{array}{lll} \mbox{2. Overshoot:} & V_{IH} \leq +4.6V \mbox{ for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Undershoot:} & V_{IL} \geq -0.7V \mbox{ for } t \leq {}^t \mbox{KHKH/2 for } I \leq 20 \mbox{mA} \\ \mbox{Power-up:} & V_{IH} \leq +3.465 \mbox{V and } V_{DD} \leq 3.135 \mbox{V for } t \leq 200 \mbox{ms} \\ \end{array}$
- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu$ A.

4. This parameter is sampled.



IDD OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1) (0°C \leq T_A \leq +70°C; V_{DD} = +3.3V ±0.165V unless otherwise noted)

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	ТҮР	-6	-7.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs ≤ VIL or ≥ VIH; Cycle time ≥ ^t KC (MIN); VDD = MAX; Outputs open	lod	200	500	400	300	mA	2, 3, 4
Power Supply Current: Idle	$\begin{array}{l} \mbox{Device selected; VDD} = MAX;\\ CKE\# \geq V_{IH};\\ \mbox{All inputs} \leq Vss + 0.2 \mbox{ or } \geq V_{DD} - 0.2;\\ \mbox{Cycle time} \geq {}^{t}\mbox{KC (MIN)} \end{array}$	IDD1	10	25	25	20	mA	2, 3, 4
CMOS Standby	Device deselected; $V_{DD} = MAX$; All inputs $\leq V_{SS} + 0.2$ or $\geq V_{DD} - 0.2$; All inputs static; CLK frequency = 0	Isb2	0.5	10	10	10	mA	3, 4
TTL Standby	Device deselected; $V_{DD} = MAX$; All inputs $\leq V_{IL}$ or $\geq V_{IH}$; All inputs static; CLK frequency = 0	Isb3	6	25	25	25	mA	3, 4
Clock Running	$\begin{array}{l} \mbox{Device deselected; V_{DD} = MAX;} \\ \mbox{ADV/LD$ $\# \ge V_{IH}$; All inputs $\le V_{SS} + 0.2$} \\ \mbox{or $\ge V_{DD} - 0.2$; Cycle time $\ge $^tKC (MIN)$} \end{array}$	Isb4	45	120	75	60	mA	3, 4
SNOOZE MODE	ZZ ≥ VIH	Isb2z	0.5	10	10	10	mA	4

NOTE: 1. $V_{DD}Q = +3.3V \pm 0.165V$ for 3.3V I/O configuration; $V_{DD}Q = +2.5V + 0.4V/-0.125V$ for 2.5V I/O configuration.

 IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.

3. "Device deselected" means device is in a deselected cycle as defined in the truth table. "Device selected" means device is active (not in deselected mode).

4. Typical values are measured at 3.3V, 25°C and 10ns cycle time.



TQFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	46	°C/W	1
Thermal Resistance (Junction to Top of Case)	impedance, per EIA/JESD51.	θ _{JC}	2.8	°C/W	1

FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1, 2
Junction to Case (Top)	impedance, per EIA/JESD51.	θ _{JC}	9	°C/W	1, 2
Junction to Pins (Bottom)		θ _{JB}	17	°C/W	1, 2

NOTE: 1. This parameter is sampled.

2. Preliminary package data.



AC ELECTRICAL CHARACTERISTICS

(Notes 6, 8, 9) (0°C \leq T_A \leq +70°C; VDD = +3.3V ±0.165V; ZBT mode)

		-	6	-7	7.5	-	10		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock					•			•	
Clock cycle time	^t КНКН	6.0		7.5		10		ns	
Clock frequency	^f KF		166		133		100	MHz	
Clock HIGH time	^t KHKL	1.7		2.0		3.2		ns	1
Clock LOW time	^t KLKH	1.7		2.0		3.2		ns	1
Output Times					•	•			
Clock to output valid	^t KHQV		3.5		4.2		5.0	ns	
Clock to output invalid	^t KHQX	1.5		1.5		1.5		ns	2
Clock to output in Low-Z	^t KHQX1	1.5		1.5		1.5		ns	2, 3, 4, 5
Clock to output in High-Z	^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns	2, 3, 4, 5
OE# to output valid	^t GLQV		3.5		4.2		5.0	ns	6
OE# to output in Low-Z	^t GLQX	0		0		0		ns	2, 3, 4, 5
OE# to output in High-Z	^t GHQZ		3.5		4.2		5.0	ns	2, 3, 4, 5
Setup Times					•	•			
Address	^t AVKH	1.5		1.7		2.0		ns	7
Clock enable (CKE#)	^t EVKH	1.5		1.7		2.0		ns	7
Control signals	^t CVKH	1.5		1.7		2.0		ns	7
Data-in	^t DVKH	1.5		1.7		2.0		ns	7
Hold Times					•	•			
Address	^t KHAX	0.5		0.5		0.5		ns	7
Clock enable (CKE#)	^t KHEX	0.5		0.5		0.5		ns	7
Control signals	^t KHCX	0.5		0.5		0.5		ns	7
Data-in	^t KHDX	0.5		0.5		0.5		ns	7

NOTE: 1. This parameter is sampled.


- 2. Measured as HIGH above VIH and LOW below VIL.
- 3. Refer to Technical Note TN-55-01, "Designing with ZBT SRAMs," for a more thorough discussion on these parameters.
- 4. This parameter is sampled.
- 5. This parameter is measured with output loading as shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
- 6. Transition is measured ±200mV from steady state voltage.
- 7. OE# can be considered a "Don't Care" during WRITEs; however, controlling OE# can help fine-tune a system for turnaround timing.
- 8. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when they are being registered into the device. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADV/LD# is LOW to remain enabled.
- 9. Test conditions as specified with output loading shown in Figure 1 for 3.3V I/O (VDDQ = +3.3V ±0.165V) and Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V).
- 10. A WRITE cycle is defined by R/W# LOW having been registered into the device at ADV/LD# LOW. A READ cycle is defined by R/W# HIGH with ADV/LD# LOW. Both cases must meet setup and hold times.




3.3V I/O AC TEST CONDITIONS

Input pulse levelsVss to 3.3	/
Input rise and fall times 1n	s
Input timing reference levels 1.5	V
Output reference levels 1.5	V
Output load See Figures 1 and 2	2

3.3V I/O Output Load Equivalents







2.5V I/O AC TEST CONDITIONS

Input pulse levelsVss to 2.5V	/
Input rise and fall times 1ns	5
Input timing reference levels 1.25V	/
Output reference levels 1.25V	/
Output load See Figures 3 and 4	ł

2.5V I/O Output Load Equivalents





Figure 3



LOAD DERATING CURVES

The Micron 256K x 18, 128K x 32, and 128K x 36 ZBT SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.



SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to IsB2Z. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become disabled and all outputs go to High-Z.


The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When

the ZZ pin becomes a logic HIGH, ISB2Z is guaranteed after the time ^tZZI is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during ^tRZZ, only a DESELECT or READ cycle should be given.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZZ ≥ VIH	Isb2z		10	mA	
Current during SNOOZE MODE (P Version)	$ZZ \ge V$ IH	Isb2zp		1	mA	
ZZ active to input ignored		^t ZZ	0	2(^t KHKH)	ns	1
ZZ inactive to input sampled		^t RZZ	0	2(^t KHKH)	ns	1
ZZ active to snooze current		^t ZZI		2(^t KHKH)	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1


NOTE: 1. This parameter is sampled.



SNOOZE MODE WAVEFORM



READ/WRITE TIMING



READ/WRITE TIMING PARAMETERS

	-6		-7.5		-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t КНКН	6.0		7.5		10		ns
^f KF		166		133		100	MHz
^t KHKL	1.7		2.0		3.2		ns
^t KLKH	1.7		2.0		3.2		ns
^t KHQV		3.5		4.2		5.0	ns
^t KHQX	1.5		1.5		1.5		ns
^t KHQX1	1.5		1.5		1.5		ns
^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns
tGLQV		3.5		4.2		5.0	ns
^t GLQX	0		0		0		ns


	-6		-7.5		-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t GHQZ		3.5		4.2		5.0	ns
^t AVKH	1.5		1.7		2.0		ns
^t EVKH	1.5		1.7		2.0		ns
^t CVKH	1.5		1.7		2.0		ns
^t DVKH	1.5		1.7		2.0		ns
^t KHAX	0.5		0.5		0.5		ns
^t KHEX	0.5		0.5		0.5		ns
^t KHCX	0.5		0.5		0.5		ns
^t KHDX	0.5		0.5		0.5		ns

NOTE: 1. For this waveform, ZZ is tied LOW.

- 2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.







NOP, STALL, AND DESELECT TIMING PARAMETERS


	-	6	-7.5		-1		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KHQX	1.5		1.5		1.5		ns
^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns

NOTE: 1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates CKE# being used to create a "pause." A WRITE is not performed during this cycle.

- 2. For this waveform, ZZ and OE# are tied LOW.
- 3. CE# represents three signals. When CE# = 0, it represents CE# = 0, CE2# = 0, CE2 = 1.
- 4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.



100-PIN PLASTIC TQFP (JEDEC LQFP)




NOTE: 1. All dimensions in millimeters <u>MAX</u> or typical where noted.

MIN

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



165-PIN FBGA



NOTE: 1. All dimensions in millimeters <u>MAX</u> or typical where noted. <u>MIN</u>

DATA SHEET DESIGNATIONS

No Marking: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micronsemi.com, Customer Comment Line: 800-932-4992 Micron, the Micron logo, and M logo are trademarks and/or service marks of Micron Technology, Inc. ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc., and Motorola, Inc.



REVISION HISTORY

Updated package drawings	January 9/03
Removed "Preliminary Package Data" from front page	February 22/02
Removed 119-pin PBGA package and references	February 14/02
Removed note "Not Recommended for New Designs," Rev. 6/01	June 7/01
Added Industrial Temperature note and references, Rev. 3/01, FINAL	March 6/01
Added 119-pin PBGA package, Rev. 1/01, FINAL	January 10/01
Removed FBGA Part Marking Guide, REV 8/00-A, FINAL	August 22/00
Changed FBGA capacitance values, REV 8/00, FINAL Cı; TYP 2.5pF from 4pF; MAX. 3.5pF from 5pF Co; TYP 4pF from 6pF; MAX. 5pF from 7pF Ccĸ; TYP 2.5pF from 5pF; MAX. 3.5pF from 6pF	August 7/00
Added FBGA Part Marking Guide, Rev. 7/00, Preliminary Removed 119-pin PBGA package and references	July 13/00
Added 165-pin FBGA package, Rev. 6/00, Preliminary Removed all "Smart ZBT" references	May 23/00