

LM3S600 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Revis	sion History	15
Abou	ut This Document	
Audier	ence	16
About	t This Manual	16
Relate	ed Documents	16
Docun	mentation Conventions	16
1	Architectural Overview	19
1.1	Product Features	19
1.2	Target Applications	24
1.3	High-Level Block Diagram	25
1.4	Functional Overview	27
1.4.1	ARM Cortex™-M3	27
1.4.2	Motor Control Peripherals	27
1.4.3	5 1	
1.4.4		
1.4.5	System Peripherals	29
1.4.6	5	
1.4.7		
1.4.8	Hardware Details	31
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2		
2.2.3		
2.2.4		
2.2.5		
2.2.6		
3	Memory Map	38
4	Interrupts	40
5	JTAG Interface	43
5.1	Block Diagram	44
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	0	
5.2.4	1	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	51
6	System Control	
6.1	Functional Description	
6.1.1	Device Identification	53

6.1.2	Reset Control	53
6.1.3	Power Control	56
6.1.4	Clock Control	56
6.1.5	System Control	
6.2	Initialization and Configuration	. 60
6.3	Register Map	
6.4	Register Descriptions	. 61
7	Internal Memory	108
7.1	Block Diagram	108
7.2	Functional Description	108
7.2.1	SRAM Memory	108
7.2.2	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	112
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	113
7.6	Flash Register Descriptions (System Control Offset)	120
8	General-Purpose Input/Outputs (GPIOs)	124
8.1	Functional Description	
8.1.1	Data Control	125
8.1.2	Interrupt Control	126
8.1.3	Mode Control	127
8.1.4	Pad Control	127
8.1.5	Identification	127
8.2	Initialization and Configuration	127
8.3	Register Map	128
8.4	Register Descriptions	130
9	General-Purpose Timers	162
9.1	Block Diagram	
9.2	Functional Description	163
9.2.1	GPTM Reset Conditions	164
9.2.2	32-Bit Timer Operating Modes	164
9.2.3	16-Bit Timer Operating Modes	165
9.3	Initialization and Configuration	169
9.3.1	32-Bit One-Shot/Periodic Timer Mode	169
9.3.2	32-Bit Real-Time Clock (RTC) Mode	170
9.3.3	16-Bit One-Shot/Periodic Timer Mode	170
9.3.4	16-Bit Input Edge Count Mode	171
9.3.5	16-Bit Input Edge Timing Mode	171
9.3.6	16-Bit PWM Mode	172
9.4	Register Map	172
9.5	Register Descriptions	173
10	Watchdog Timer	198
10.1	Block Diagram	
10.2	Functional Description	199
10.3	Initialization and Configuration	200

10.4	Register Map	200
10.5	Register Descriptions	201
11	Universal Asynchronous Receivers/Transmitters (UARTs)	222
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	
11.2.3	Data Transmission	224
11.2.4	FIFO Operation	
11.2.5	Interrupts	225
11.2.6	Loopback Operation	226
11.3	Initialization and Configuration	226
11.4	Register Map	227
11.5	Register Descriptions	
12	Synchronous Serial Interface (SSI)	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3	Interrupts	
12.2.4	Frame Formats	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13	Inter-Integrated Circuit (I ² C) Interface	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	I ² C Bus Functional Overview	
13.2.2	Available Speed Modes	
13.2.3	Interrupts	
13.2.4	Loopback Operation	
13.2.5	Command Sequence Flow Charts	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions (I ² C Master)	
13.6	Register Descriptions (I ² C Slave)	
14		334
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	Internal Reference Programming	
14.3	Initialization and Configuration	338
4 4 4	Desister Men	200
14.4 14.5	Register Map	

15	Pin Diagram	347
16	Signal Tables	348
17	Operating Characteristics	355
18	Electrical Characteristics	356
18.1	DC Characteristics	
18.1.1	Maximum Ratings	
18.1.2	Recommended DC Operating Conditions	356
18.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.4	Power Specifications	
18.1.5	Flash Memory Characteristics	
18.2	AC Characteristics	
18.2.1	Load Conditions	
	Clocks	
	JTAG and Boundary Scan	
	Reset	
18.2.5		
18.2.6	Synchronous Serial Interface (SSI)	
18.2.7	Inter-Integrated Circuit (I ² C) Interface	
18.2.8	Analog Comparator	365
19	Package Information	366
Α	Serial Flash Loader	
A.1	Serial Flash Loader	
A.2	Interfaces	
A.2.1	UART	
A.2.2	SSI	368
A.3	Packet Handling	
A.3.1	Packet Format	369
A.3.2	Sending Packets	
A.3.3	Receiving Packets	
A.4	Commands	
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	371
A.4.5		
	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RUN (0x22) COMMAND_RESET (0x25)	
A.4.6 B		371
	COMMAND_RESET (0x25)	371 373
в	COMMAND_RESET (0x25)	371 373 385
B C	COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	371 373 385 385
B C C.1	COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information Ordering Information	371 373 385 385 385

List of Figures

Figure 1-1.	Stellaris [®] LM3S600 Microcontroller High-Level Block Diagram	26
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	34
Figure 5-1.	JTAG Module Block Diagram	44
Figure 5-2.	Test Access Port State Machine	47
Figure 5-3.	IDCODE Register Format	51
Figure 5-4.	BYPASS Register Format	51
Figure 5-5.	Boundary Scan Register Format	52
Figure 6-1.	External Circuitry to Extend Reset	54
Figure 6-2.	Main Clock Tree	57
Figure 7-1.	Flash Block Diagram	108
Figure 8-1.	GPIO Port Block Diagram	125
Figure 8-2.	GPIODATA Write Example	126
Figure 8-3.	GPIODATA Read Example	126
Figure 9-1.	GPTM Module Block Diagram	163
Figure 9-2.	16-Bit Input Edge Count Mode Example	167
Figure 9-3.	16-Bit Input Edge Time Mode Example	168
Figure 9-4.	16-Bit PWM Mode Example	169
Figure 10-1.	WDT Module Block Diagram	199
Figure 11-1.	UART Module Block Diagram	223
Figure 11-2.	UART Character Frame	224
Figure 12-1.	SSI Module Block Diagram	
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	264
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	264
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	265
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	265
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	266
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	267
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	267
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	268
Figure 12-10.	MICROWIRE Frame Format (Single Frame)	269
Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	270
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	270
	I ² C Block Diagram	
Figure 13-2.	I ² C Bus Configuration	299
Figure 13-3.	START and STOP Conditions	300
Figure 13-4.	Complete Data Transfer with a 7-Bit Address	300
Figure 13-5.	R/S Bit in First Byte	
Figure 13-6.	Data Validity During Bit Transfer on the I ² C Bus	301
Figure 13-7.	Master Single SEND	304
Figure 13-8.	Master Single RECEIVE	305
Figure 13-9.	Master Burst SEND	306
Figure 13-10.	Master Burst RECEIVE	307
Figure 13-11.	Master Burst RECEIVE after Burst SEND	308
Figure 13-12.	Master Burst SEND after Burst RECEIVE	309

Figure 13-13.	Slave Command Sequence	310
Figure 14-1.	Analog Comparator Module Block Diagram	335
Figure 14-2.	Structure of Comparator Unit	336
Figure 14-3.	Comparator Internal Reference Structure	337
Figure 15-1.	48-Pin QFP Package Pin Diagram	347
Figure 18-1.	Load Conditions	
Figure 18-2.	JTAG Test Clock Input Timing	360
Figure 18-3.	JTAG Test Access Port (TAP) Timing	360
Figure 18-4.	JTAG TRST Timing	360
Figure 18-5.	External Reset Timing (RST)	361
Figure 18-6.	Power-On Reset Timing	361
Figure 18-7.	Brown-Out Reset Timing	361
Figure 18-8.	Software Reset Timing	362
Figure 18-9.	Watchdog Reset Timing	362
Figure 18-10.	LDO Reset Timing	362
Figure 18-11.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	363
Figure 18-12.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	363
Figure 18-13.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	364
Figure 18-14.	I ² C Timing	365
Figure 19-1.	48-Pin LQFP Package	366

List of Tables

Table 1.	Revision History	. 15
Table 2.	Documentation Conventions	. 16
Table 3-1.	Метогу Мар	. 38
Table 4-1.	Exception Types	. 40
Table 4-2.	Interrupts	. 41
Table 5-1.	JTAG Port Pins Reset State	. 45
Table 5-2.	JTAG Instruction Register Commands	. 49
Table 6-1.	System Control Register Map	. 60
Table 6-2.	PLL Mode Control	. 74
Table 7-1.	Flash Protection Policy Combinations	109
Table 7-2.	Flash Register Map	112
Table 8-1.	GPIO Pad Configuration Examples	127
Table 8-2.	GPIO Interrupt Configuration Example	128
Table 8-3.	GPIO Register Map	129
Table 9-1.	Available CCP Pins	163
Table 9-2.	16-Bit Timer With Prescaler Configurations	166
Table 9-3.	Timers Register Map	172
Table 10-1.	Watchdog Timer Register Map	200
Table 11-1.	UART Register Map	227
Table 12-1.	SSI Register Map	271
Table 13-1.	Examples of I ² C Master Timer Period versus Speed Mode	302
Table 13-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	311
Table 13-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	316
Table 14-1.	Comparator 0 Operating Modes	
Table 14-2.	Comparator 1 Operating Modes	336
Table 14-3.	Comparator 2 Operating Modes	337
Table 14-4.	Internal Reference Voltage and ACREFCTL Field Values	337
Table 14-5.	Analog Comparators Register Map	339
Table 16-1.	Signals by Pin Number	348
Table 16-2.	Signals by Signal Name	
Table 16-3.	Signals by Function, Except for GPIO	352
Table 16-4.	GPIO Pins and Alternate Functions	353
Table 17-1.	Temperature Characteristics	355
Table 17-2.	Thermal Characteristics	355
Table 18-1.	Maximum Ratings	356
Table 18-2.	Recommended DC Operating Conditions	356
Table 18-3.	LDO Regulator Characteristics	357
Table 18-4.	Detailed Power Specifications	357
Table 18-5.	Flash Memory Characteristics	358
Table 18-6.	Phase Locked Loop (PLL) Characteristics	358
Table 18-7.	Clock Characteristics	359
Table 18-8.		359
Table 18-9.	Reset Characteristics	360
Table 18-10.	GPIO Characteristics	362
Table 18-11.	SSI Characteristics	363
Table 18-12.	I ² C Characteristics	364

Table 18-13.	Analog Comparator Characteristics	365
Table 18-14.	Analog Comparator Voltage Reference Characteristics	365
Table C-1.	Part Ordering Information	385

List of Registers

System C	Control	53
Register 1:	Device Identification 0 (DID0), offset 0x000	62
Register 2:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	64
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	65
Register 4:	Raw Interrupt Status (RIS), offset 0x050	66
Register 5:	Interrupt Mask Control (IMC), offset 0x054	67
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	69
Register 7:	Reset Cause (RESC), offset 0x05C	70
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	71
Register 9:		
Register 10	D: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 17	1: Clock Verification Clear (CLKVCLR), offset 0x150	77
Register 12	2: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 13	3: Device Identification 1 (DID1), offset 0x004	79
Register 14	4: Device Capabilities 0 (DC0), offset 0x008	81
Register 1	5: Device Capabilities 1 (DC1), offset 0x010	82
Register 10	6: Device Capabilities 2 (DC2), offset 0x014	84
Register 1	7: Device Capabilities 3 (DC3), offset 0x018	86
Register 18	3: Device Capabilities 4 (DC4), offset 0x01C	88
Register 19	9: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	89
Register 20	D: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	90
Register 2	1: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 22	2: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	92
Register 23	3: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 24	4: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 2	5: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	
Register 20	6: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	100
Register 2	7: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	102
Register 2	3: Software Reset Control 0 (SRCR0), offset 0x040	104
Register 29	9: Software Reset Control 1 (SRCR1), offset 0x044	105
Register 3	D: Software Reset Control 2 (SRCR2), offset 0x048	107
Internal N	lemory	108
Register 1:	•	
Register 2:		
Register 3:		
Register 4:		
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	119
Register 6:		
Register 7:	USec Reload (USECRL), offset 0x140	121
Register 8:		
Register 9:		
General-I	Purpose Input/Outputs (GPIOs)	124
Register 1:	• • • • •	
Register 2		
Register 3:		

Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	161
General-Pu	rpose Timers	. 162
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	174
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	175
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	177
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	179
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	182
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	184
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	185
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	186
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	188
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	189
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	190
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	192
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
•	Timer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	202
. togictor 1.		

Register 2:	Watchdog Value (WDTVALUE), offset 0x004	203
Register 3:	Watchdog Control (WDTCTL), offset 0x008	204
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	205
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	206
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	207
Register 7:	Watchdog Test (WDTTEST), offset 0x418	208
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	209
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	210
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	211
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	212
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	213
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	214
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	215
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	216
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	217
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	218
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	219
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	220
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	221
Universal A	Asynchronous Receivers/Transmitters (UARTs)	222
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	231
Register 3:	UART Flag (UARTFR), offset 0x018	233
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	235
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	236
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	237
Register 7:	UART Control (UARTCTL), offset 0x030	239
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	243
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	245
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	246
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	247
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	249
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	250
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	251
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	260
Synchrono	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	277

Register 4:	SSI Status (SSISR), offset 0x00C	. 278
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	. 280
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	. 281
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	. 283
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	. 284
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	. 289
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	. 290
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	. 291
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	. 292
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	. 293
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	. 294
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	. 295
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	. 296
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	. 297
Inter-Integra	ated Circuit (I ² C) Interface	. 298
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x000	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	
-	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x014	
Register 7:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	
Register 8:	- · · · ·	
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	. 332
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	. 333
Analog Con	nparators	334
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	
~		

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S600 data sheet.

Table 1. Revision History

Date	Revision	Description			
June 2008	2972	Started tracking revision history.			
October 2008	4149	 Added note on clearing interrupts to the Interrupts chapter: 			
		Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer)			
		 Bit 13 and bit 5 of the GPTM Control (GPTMCTL) register should have been marked as reserved for Stellaris[®] devices without an ADC module. 			
		 Additional minor data sheet clarifications and corrections were made. 			
November 2008	4283	Revised High-Level Block Diagram.			
		 Corrected descriptions for UART1 signals. 			
		 Additional minor data sheet clarifications and corrections were made. 			

About This Document

This data sheet provides reference information for the LM3S600 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 16.

Table 2. Documentation Conventions

Notation	Meaning			
General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .			
bit	A single bit in a register.			
bit field	Two or more consecutive and related bits.			
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 38.			

Notation	Meaning		
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.		
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.		
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.		
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.		
RO	Software can read this field. Always write the chip reset value.		
R/W	Software can read or write this field.		
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.		
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.		
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.		
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.		
	This register is typically used to clear the corresponding bit in an interrupt register.		
WO	Only a write by software is valid; a read of the register returns no meaningful data.		
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.		
0	Bit cleared to 0 on chip reset.		
1	Bit set to 1 on chip reset.		
-	Nondeterministic.		
Pin/Signal Notation			
[]	Pin alternate function; a pin defaults to the signal without the brackets.		
pin	Refers to the physical connection on the package.		
signal	Refers to the electrical signal encoding of a pin.		
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).		
deassert a signal	Change the value of the signal from the logically True state to the logically False state.		
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.		
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.		
Numbers			
x	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.		

Notation	Meaning
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S600 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S600 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S600 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 385 for ordering information for Stellaris[®] family devices.

1.1 **Product Features**

The LM3S600 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 21 interrupts with eight priority levels
 - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex™-M3 Processor Core

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz
- JTAG
 - IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
 - Four-bit Instruction Register (IR) chain for storing JTAG instructions
 - IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
 - ARM additional instructions: APACC, DPACC and ABORT
 - Integrated ARM Serial Wire Debug (SWD)

- Internal Memory
 - 32 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 8 KB single-cycle SRAM
- GPIOs
 - 8-36 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Bit masking in both read and write operations through address lines
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer

- Programmable periodic timer
- Real-Time Clock when using an external 32.768-KHz clock as the input
- Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- UART
 - Two fully programmable 16C550-type UARTs
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 3.125 Mbps
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity

- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- I²C
 - Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
 - Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
 - Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
 - Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
 - Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors

AC induction motors

1.3 High-Level Block Diagram

Figure 1-1 on page 26 depicts the features on the Stellaris[®] LM3S600 microcontroller.




Figure 1-1. Stellaris[®] LM3S600 Microcontroller High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S600 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 385.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core** (see page 32)

All members of the Stellaris[®] product family, including the LM3S600 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 32 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 35)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 40)

The LM3S600 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 21 interrupts.

"Interrupts" on page 40 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S600 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S600, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

CCP Pins (see page 168)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S600 microcontroller offers three analog comparators.

1.4.3.1 Analog Comparators (see page 334)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S600 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S600 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module

1.4.4.1 UART (see page 222)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S600 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 3.125 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 261)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S600 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 298)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S600 controller includes one I²C module that provides the ability to communicate to other IC devices over an I²C bus. The I²C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 124)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP

for Real-Time Microcontrollers specification) and supports 8-36 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 348 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 162)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 198)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S600 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 108)

The LM3S600 static random access memory (SRAM) controller supports 8 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 109)

The LM3S600 Flash controller supports 32 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 38)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S600 controller can be found in "Memory Map" on page 38. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 43)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 53)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 347
- Signal Tables" on page 348
- "Operating Characteristics" on page 355
- "Electrical Characteristics" on page 356
- "Package Information" on page 366

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram




Figure 2-1. CPU Block Diagram

2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 33. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 34. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S600 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S600 microcontroller supports 21 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99

must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S600 controller is provided in Table 3-1 on page 38.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*[™]*-M3 Technical Reference Manual*.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0000.7FFF	On-chip flash ^b	113
0x0000.8000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.1FFF	Bit-banded on-chip SRAM ^c	113
0x2000.2000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2203.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	108
0x2204.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			I
0x4000.0000	0x4000.0FFF	Watchdog timer	201
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	130
0x4000.5000	0x4000.5FFF	GPIO Port B	130
0x4000.6000	0x4000.6FFF	GPIO Port C	130
0x4000.7000	0x4000.7FFF	GPIO Port D	130
0x4000.8000	0x4000.8FFF	SSI0	272
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	228
0x4000.D000	0x4000.DFFF	UART1	228
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			1
0x4002.0000	0x4002.07FF	I2C Master 0	312
0x4002.0800	0x4002.0FFF	I2C Slave 0	325
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	130
0x4002.5000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	173
0x4003.1000	0x4003.1FFF	Timer1	173
0x4003.2000	0x4003.2FFF	Timer2	173
0x4003.3000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	334
0x4003.D000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	113
0x400F.E000	0x400F.EFFF	System control	61

Start	End	Description	For details on registers, see page
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 40 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 21 interrupts (listed in Table 4-2 on page 41).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 41 lists the interrupts on the LM3S600 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	I2C0
25-33	9-17	Reserved
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B
39	23	Timer2 A
40	24	Timer2 B
41	25	Analog Comparator 0
42	26	Analog Comparator 1
43	27	Analog Comparator 2
44	28	System Control

Vec	tor Number	Interrupt Number (Bit in Interrupt Registers)	Description
	45	29	Flash Control
	46-70	30-54	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

The Stellaris[®] JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram




Figure 5-1. JTAG Module Block Diagram

5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 44. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 49 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 359 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 45. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 47.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 47. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 49.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) should be reverted to their default settings.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 49. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary

Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 51 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 52 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 52 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 52 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 51 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 51 for more information.

5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 51. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 51. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format


5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 52. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data

Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports and any other pins included on the Boundary Scan Data Chain, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 53
- Local control, such as reset (see "Reset Control" on page 53), power (see "Power Control" on page 56) and clock control (see "Clock Control" on page 56)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 59

6.1.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 53.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 54.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 54.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 55.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 56.
- 6. Internal low drop-out (LDO) regulator output

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

6.1.2.2 **RST** Pin Assertion

The external reset pin (\overline{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 43). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The external reset timing is shown in Figure 18-5 on page 361.

6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage (V_{DD}) and generates an on-chip reset pulse. To use the on-chip circuitry, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris[®] controller does not operate correctly. In this case, the reset must be extended using external circuitry. The RST input may be used with the circuit as shown in Figure 6-1 on page 54.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-6 on page 361.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage (V_{DD}) and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500 μ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-7 on page 361.

6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 59). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-8 on page 362.

6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 18-9 on page 362.

6.1.2.7 Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 18-10 on page 362.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost.

Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 71).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register.

Figure 6-2 on page 57 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled.




Figure 6-2. Main Clock Tree

a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 71) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 75). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 71 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields (see page 71).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 18-6 on page 358). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.4.6 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

The main oscillator checks the PLL.

- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in **RCC**. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Note: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

6.3 Register Map

Table 6-1 on page 60 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	62
0x004	DID1	RO	-	Device Identification 1	79
0x008	DC0	RO	0x001F.000F	Device Capabilities 0	81
0x010	DC1	RO	0x0000.309F	Device Capabilities 1	82
0x014	DC2	RO	0x0707.1013	Device Capabilities 2	84
0x018	DC3	RO	0xBF00.7FC0	Device Capabilities 3	86
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	88
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	64
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	65
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	104
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	105

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	107
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	66
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	67
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	69
0x05C	RESC	R/W	-	Reset Cause	70
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	71
0x064	PLLCFG	RO	-	XTAL to PLL Translation	75
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	89
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	92
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	98
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	90
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	94
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	100
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	91
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	96
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	102
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	76
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	77
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	78

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	ice Iden 0x400F.E		on 0 (DI	D0)												
Offse	t 0x000 RO, reset															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER	•			•			rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	MA	i Jor	1	т т				I	I MIN	OR	1		
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit a reserv on.		
	30:28		VE	२	R	0	0x0	DID	0 Versio	n						
	30.20											-		sion. The ded as fo		number
								Valu	ue Desc	ription						
								0x0			egister fo lass devi		inition fo	or Stellari	S®	
	27:16		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod		value of	erved bit a reserv on.		
	15:8		MAJ	OR	R	0	-	Majo	or Revisi	on						
	15:8							revis num	sion refle ber is in	cts chan dicated i	ges to ba n the pa	ase layers rt numbe	s of the d r as a le	of the de lesign. Th tter (A fo as follows	ne major r first rev	revision
								Valu	ue Desc	ription						
								0x0		•	nitial dev	ice)				
								0x1				/ layer rev	/ision)			
								0x2	Revis	sion C (s	econd b	ase laye	r revisio	n)		
								and	so on.							

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.

and so on.

Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10						BOR		· ·					-	BORIOR	BORWT
Г уре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0	com		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	15:2		BORT	ΠM	R/	W	0x1FFF	BOF	R Time D	elay						
									field spe BOR out						ks delaye	d before
								inte		lator (IO	SC) freq	uency of			500 µs an . At +30%	
	1		BORI	OR	R/	W	0	BOF	R Interrup	ot or Res	set					
									s bit contr et is signa						ontroller.	lf set, a
	0		BOR\	ΝT	R/	W	1	BOF	R Wait ar	nd Checł	c for Nois	se				
									s bit speci ot set.	fies the r	response	e to a bro	wn-out s	ignal as	sertion if 1	BORIOR
								BOR a BO	TIM IOS	C perioc upt is się	ls and re gnalled. I	samples	the BOI	R outpu	ontroller v t. If still as e initial as	sserted,
									ORWT is O dition is r				•	e the ou	itput and	any

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base Offse	0x400F.E t 0x034		DI (LDOI	PCTL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	erved	•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved	•			•			VA	DJ	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv		
	5:0		VAD)J	R/	W	0x0	LDC	Output	Voltage						
										ts the on Id are pro			age. The	progran	nming va	lues for
								Val	ue	V _{OUT} (V))					
								0x0	00	2.50						
								0x0)1	2.45						
								0x0)2	2.40						
								0x0		2.35						
								0x0		2.30						
								0x0		2.25						
										Reserve	d					
								0x1		2.75						
								0x1 0x1		2.70 2.65						
								0x1		2.60						
								0x1		2.55						
									•	2.00						

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base Offse	/ Interru 0x400F.E t 0x050 RO, reset	000	us (RIS))												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Тур	e	Reset	Des	cription							
31:7 reserved RO 0							com	patibility	ould not / with futu cross a r	ure produ	ucts, the	value of	a reserv	•		
6 PLLLRIS RO 0 PLL Lock Raw Interrupt S										upt Statu	IS					
								This	bit is se	et when t	he PLL 1	Γρελον Τ	imer ass	erts.		
	5		CLRI	IS	R)	0			it Raw In						
										et if the L	•		t asserts			
	4		IOFR	IS	R)	0	Inter	mal Osc	illator Fa	ult Raw	Interrup	t Status			
								This	bit is se	et if an in	ternal os	cillator f	ault is de	etected.		
	3		MOFF	RIS	R	D	0	Mair	n Oscilla	tor Fault	Raw Int	errupt S	tatus			
								This	bit is se	et if a ma	in oscilla	tor fault	is detect	ed.		
	2		LDOR	RIS	R	C	0	LDC	Power	Unregula	ated Rav	v Interru	pt Status	;		
								This	bit is se	et if a LD	O voltag	e is unre	gulated.			
1 BORRIS RO 0								Brow	vn-Out I	Reset Ra	w Interru	upt Statu	IS			
								a bro from bit ir	own-out 1 the bro	e raw int condition wn-out de register	n is curre	ently acti circuit. A	ive. This n interrup	is an uni ot is repo	registere rted if the	d signal BORIM
	0		PLLFF	ิรเร	R)	0	PLL	Fault R	aw Interr	upt Stati	JS				
								This	bit is se	et if a PLI	_ fault is	detecte	d (stops	oscillatin	g).	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	R/W, rese 31	et 0x0000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	1	30	23	20		20	1 1		erved	1	~1	20	13	10	· · ·	1
уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	reserved					PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFI
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:7		reser	ved	R	C	0	com	npatibility	with futu	ure prod	ucts, the	of a res value of operation	a reserv		
	6		PLLL	.IM	R/	N	0	PLL	. Lock In	terrupt M	ask					
	5							inte	rrupt. If s		terrupt is	s genera	nterrupt i ted if PL: ed.			
	5		CLI	M	R/	N	0	Cur	rent Lim	t Interrup	ot Mask					
								con	troller in		set, an	interrupt	mit detec is gener ed.			
	4		IOFI	М	R/	N	0	Inte	rnal Osc	illator Fa	ult Interi	rupt Mas	k			
								to a	controlle		ot. If set,	an inter	scillator f rupt is ge ed.			
	3		MOF	IM	R/	N	0	Mai	n Oscilla	tor Fault	Interrup	t Mask				
								to a	controlle		ot. If set,	an inter	illator fau rupt is ge ed.			
	2		LDO	IM	R/	N	0	LDO) Power	Unregula	ated Inte	errupt Ma	ask			
								pror	noted to	a contro	ller inter	rupt. If s	regulated et, an inf t is not g	errupt is	genera	
	1		BOR	IM	R/	N	0	Bro	wn-Out I	Reset Inte	errupt M	ask				
								con	troller in	errupt. If	set, an		it conditions is gener			

Bit/Field	Name	Туре	Reset	Description
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 66).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I				· ·			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1		reserved		r r			PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:7		reserv	/ed	R	C	0	com	patibility		ire produ	ucts, the	value of	a reserv	To prov ved bit sh	
	6		PLLLM	MIS	R/W	1C	0	PLL	Lock Ma	asked Int	errupt S	tatus				
										when the 1 to this I		READY tim	er assert	s. The in	terrupt is	cleared
	5		CLM	IS	R/W	'1C	0	Curr	rent Limi	t Masked	d Interru	ot Status	;			
										t if the Ll 1 to this l		E output	t asserts	. The inte	errupt is	cleared
	4		IOFM	IIS	R/W	'1C	0	Inter	rnal Osci	llator Fa	ult Mask	ed Interi	rupt Stat	us		
										t if an int riting a 1			ault is de	etected.	The inter	rupt is
	3		MOF	ЛIS	R/W	'1C	0	Mair	n Oscilla	tor Fault	Masked	Interrup	t Status			
										if a mair 1 to this I		or fault is	detecte	d. The in	terrupt is	cleared
	2		LDOM	/IS	R/W	'1C	0	LDC) Power	Unregula	ated Mas	ked Inte	errupt Sta	atus		
									bit is se ng a 1 to		power is	unregul	ated. Th	e interru	pt is clea	red by
	1		BORN	<i>I</i> IS	R/W	1C	0	BOF	R Maske	d Interru	pt Status	6				
								set, BOR	a brown IM bit in 1	-out cond the IMC r	dition wa register i	is detect s set and	ed. An ir	nterrupt i LIOR bit i	ut condit s reporte n the PB a 1 to this	d if the ORCTL
	0		reserv	/ed	R	C	0	com	patibility		ire produ	ucts, the	value of	a reserv	. To prov ved bit sh	

Reset Cause (RESC) Base 0x400F.E000

Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Offse	t 0x05C R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved	•				•		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	rese	rved				•	LDO	sw	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility	with fut	rely on t ure prode read-mod	ucts, the	value of	a reserv	•	
	5		LDO	С	R/	W	-	LDC) Reset							
Wher						en set, in erated a		the LDO vent.	circuit h	as lost r	egulatior	n and ha	S			
	4		SM	/	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates	a softwa	re reset	is the ca	use of th	ne reset o	event.
	3		WD	т	R/	W	-	Wat	chdog Ti	imer Res	set					
								Whe	en set, in	dicates	a watcho	log rese	t is the c	ause of t	the reset	event.
	2		BO	R	R/	W	-	Brow	wn-Out F	Reset						
	When set, indicates a brown-						out rese	t is the c	ause of	the rese	t event.					
1 POR R/W - Power-On R					eset											
								Whe	en set, in	dicates	a power-	on rese	t is the c	ause of t	he reset	event.
	0		EX	Т	R/	W	-	Exte	ernal Res	set						
									en set, in reset eve		an exteri	nal reset	(RST as	sertion)	is the ca	use of

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Offse	0x400F.E t 0x060 R/W, rese).3AC0		/											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[rese	erved		ACG		SYS	DIV	1	USESYSDIV		1	rese	erved		•
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	OEN	BYPASS	PLLVER	I	хт	TAL	'	osc	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	0
B	51		e	Ту	ре	Reset	Des	cription								
	31:28		reserv	ved	R	0	0x0	com	patibilit	ould not r with futu cross a re	re prod	ucts, the	e value of	a reserv	•	
	27		ACC	3	R/	W	0	Auto	Clock	Gating						
								Gat Gat	ing Cor ing Cor	cifies whe trol (SCC trol (DCC mode (re	GCn) reg GCn) re	gisters a gisters i	and Deep f the cont	-Sleep-I	Node CI ters a SI	ock eep or

Cating Control (DCGCn) registers if the controller enters a Sleep of Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 200 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 50 MHz
				0x4 /5 40 MHz
				0x5 /6 33.33 MHz
				0x6 /7 28.57 MHz
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 71), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-2 on page 74 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.

Bit/Field	Name	Туре	Reset	Description		
11	BYPASS	R/W	1	PLL Bypass	6	
				the OSC so source. Oth	nether the system clock is de urce. If set, the clock that driver erwise, the clock that drives d by the system divider.	•
10	PLLVER	R/W	0	PLL Verifica	ation	
				timer is ena	trols the PLL verification timer bled and an interrupt is gene Otherwise, the verification ti	
9:6	XTAL	R/W	0xB	Crystal Valu	le	
					ecifies the crystal value attac r this field is provided below.	hed to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.579	545 MHz
				0x5	3.68	64 MHz
				0x6	4	MHz
				0x7	4.09	96 MHz
				0x8	4.91	52 MHz
				0x9	5	MHz
				0xA	5.1	2 MHz
				0xB	6 MHz (reset value)
				0xC	6.14	14 MHz
				0xD	7.37	28 MHz
				0xE	8	MHz
				0xF	8.19	92 MHz
5:4	OSCSRC	R/W	0x0	Oscillator S	ource	
				Selects the	input source for the OSC. Th	e values are:
				Value Inpu	It Source	
				0x0 MOS	SC	
				Mair	n oscillator (default)	
				0x1 IOS		
				Inter	rnal oscillator	
				0x2 IOS		
						ssary if used as input to PLL)
					erved	,

Bit/Field	Name	Туре	Reset	Description
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer
				This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer
				This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator (IOSC) is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable
				0: Main oscillator is enabled (default).

1: Main oscillator is disabled .

Table 6-2. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 71).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x4001.200 Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			1	i			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	D					F							R		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
_					-			_								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0	Soft	ware sho	ould not	rely on t	he value	of a rese	erved bit	. To pro	vide
															ed bit s	hould be
								pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
	15:14		OD)	R	0	-	PLL	OD Valu	le						
								This	field sp	ecifies th	e value	supplied	to the P	'LL's OD	input.	
								Valu	ue Desc	ription						
								0x0	Divid	e by 1						
								0x1	Divid	e by 2						
								0x2	Divid	e by 4						
								0x3	Rese	erved						
	13:5		F		R	0	-	PU	F Value							
						•										
								This	neid spe	ecines tri	le value	supplied	to the P	LLSFIN	put.	
	4:0		R		R	0	-	PLL	R Value							
								This	field so	ecifies th	e value	supplied	to the P	'LL's R ir	iput.	
												esppilou				

Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	R/W, res	et 0x0780	0.000.0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1				1	rese	rved		l .			1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				1 1	reserved			r			1	1	IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	R/W
Reset	0 Bit/Field	0	o Nam	0 Ne	o Tyj	o pe	0 Reset	0 Des	0 cription	0	U	0	0	0	0	0
	31:1		reserv	/ed	R	Type R RO (com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.							
	0		IOS	с	R/	W	0	IOS	C Clock	Source						
									en set, fo SCSRC fi			clock sou	rce durir	ng Deep-	Sleep (o	verrides

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

Offset 0x144

Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Offse	0x400F.E t 0x150 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1	ı	ı – – – –		1 1	rese	rved		T	1	1 I	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	r	1		1 I	reserved			T	1	1		1	VERCLR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	a reserv	•	vide hould be
	0		VER	CLR	R/	W	0	Cloc	k Verific	ation Cl	ear					
								Clea	ars clock	verifica	tion faul	ts.				

Clock Verification Clear (CLKVCLR) Base 0x400F.E000

Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved		•			•		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved						•		LDOARST
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		LDOAF	RST	R/	W	0	LDC	Reset							
)	LDOARST				Whe	en set, al	lows uni	regulated	d LDO ou	utput to r	eset the	part.		

Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

Base Offse	ice Iden 0x400F.E t 0x004 RO, reset	000	on 1 (DII	D1)															
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	•	V	ER	•		F	AM			•		PAR	TNO						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				rese	erved					TEMP		Pł	KG	ROHS	QL	IAL			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 1	RO 1	RO -	RO -			
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription										
	31:28		VEF	२	R	0	0x0	DID	1 Versio	n									
						This field defines the DID1 register format version. The version is numeric. The value of the VER field is encoded as follow: encodings are reserved): Value Description 0x0 Initial DID1 register format definition, indicating a Si LM3Snnn device. RO 0x0 Family						llows (a	l other						
	27:24		FAN	Л	R	0	0x0	Family											
								Lum othe	This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved): Value Description										
								0x0) Stella					t is, all de 13S.	vices wi	th			
	23:16		PART	NO	R	0	0x2A	Part Number											
									This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved):										
						Value Description													
								0x2	A LM3	5000									
	15:8		reserv	ved	R	0x2A LM3S600 RO 0 Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.													

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 Commercial temperature range (0°C to 70°C) 0x1 Industrial temperature range (-40°C to 85°C) 0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	0x1	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x1 48-pin LQFP package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification StatusThis field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):Value Description0x0 Engineering Sample (unqualified)0x1 Pilot Production (unqualified)0x2 Fully Qualified

Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Type	t 0x008 RO, rese	t 0x001F	.000F													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1					SRA	MSZ		1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	Î		I				i i	FLAS	I SHSZ		Î	Ì	Î		1	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:16		SRAM	1SZ	R	0	0x001F	SRA	AM Size							
								Indie	cates the	size of	the on-c	hip SRA	M memo	iry.		
								Valu	ue De	scription						
								0x0	01F 8 K	B of SR	AM					
	15:0		FLASI	HSZ	R	0	0x000F	Flas	h Size							
								Indie	cates the	size of	the on-c	hip flash	memory	Ι.		
								Valu	ue De	scription						
								0x0	00F 32	KB of FI	ash					

Device Capabilities 1 (DC1)

Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Offse	0x400F.E t 0x010 RO, reset		.309F	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[ľ		1		ſ		1 1	rese	rved			1	ĺ		I	•			
Т уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	I	MINS	YSDIV			res	served		MPU	rese	rved	PLL	WDT	SWO	SWD	JTAG			
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1			
В	it/Field		Nam	ie	Тур	е	Reset	Des	cription										
	31:16		reserv	/ed	RC)	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•				
	15:12		MINSY	SDIV	RC)	0x3	Sys	tem Cloc	k Divide	r								
		Minimum 4-b hardware-de system clock Value Desc 0x2 - Spag				pendent divisor	. See th	e RCC r	egister fo										
								0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.											
	11:8		reserv	ved	RC)	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv					
	7		MP	J	RC)	1	MP	J Presen	t									
								mod	en set, ind lule is pre details on	sent. Se	e the AF			•		· ,			
	6:5		reserv	ved	RC)	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•				
	4		PLI	-	RC)	1	PLL	Present										
								Whe	en set, ind sent.	dicates	that the	on-chip I	^p hase Lo	ocked Lo	op (PLL) is			
	3		WD	т	RC)	1	Wat	tchdog Timer Present										
					When set, indicates that a watchdog timer is present.														

Bit/Field	Name	Туре	Reset	Description
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Offset	0x400F. 0x014 RO, rese	E000 et 0x0707. ⁻	1013													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1 1	reserved			COMP2	COMP1	COMP0		1	reserved			TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
Γ	15	14 reserved	13	12 I2C0	11	10	9	8 reserved	7	6	5	4 SSI0	3 rese	2 erved	1 UART1	0 UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
Reset	0	Ū	0		0	Ū	Ū	Ū	0	0	0		0	0		·
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
:	31:27		reserv	ved	R	0	0	com	patibilit	y with fut	rely on th ture produ read-mod	ucts, the	value o	f a reserv		
	26		COM	P2	R	0	1	Anal	og Con	nparator	2 Presen	t				
								Whe	en set, i	ndicates	that anal	og comp	parator 2	is prese	nt.	
	25		СОМ	P1	R	0	1	Anal	og Con	nparator	1 Presen	t				
								Whe	en set, i	ndicates	that anal	og comp	parator 1	is prese	nt.	
	24		COM	P0	R	0	1	Anal	og Con	nparator	0 Presen	t				
								Whe	en set, i	ndicates	that anal	og comp	parator (is prese	nt.	
:	23:19		reserv	ved	R	O	0	com	patibilit	y with fut	rely on th ture produ read-mod	ucts, the	value o	f a reserv		
	18		TIME	R2	R	0	1	Time	er 2 Pre	sent						
								Whe	en set, i	ndicates	that Gen	eral-Pur	pose Tir	ner modı	ule 2 is p	resent.
	17		TIME	R1	R	0	1	Time	er 1 Pre	sent						
								Whe	en set, i	ndicates	that Gen	eral-Pur	pose Tir	ner modı	ule 1 is p	resent.
	16		TIME	R0	R	0	1	1 Timer 0 Present								
								Whe	en set, i	ndicates	that Gen	eral-Pur	pose Tir	ner modı	ule 0 is p	resent.
	15:13		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	12		I2C	0	R	0	1	I2C	Module	0 Prese	nt					
								Whe	en set, i	ndicates	that I2C i	module	0 is pres	ent.		

Bit/Field	Name	Туре	Reset	Description
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

November 14, 2008

Device Capabilities 3 (DC3)

Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Base Offse	0x400F.E t 0x018 RO, rese	000		0)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0				rese	rved			
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C00	COPLUS	COMINUS			rese	rved	•	
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31		32KI	ΗZ	R	0	1	32K	(Hz Input	Clock Av	ailable					
										dicates th as a 32-ł			an even	CCP pi	n is pres	ent and
	30		reser	ved	R	0	0	con	npatibility	ould not re with futur cross a re	re prod	ucts, the	value of	a reserv		
	29		CCF	P5	R	0	1	CCI	P5 Pin P	resent						
								Wh	en set, ir	dicates th	nat Cap	oture/Con	npare/PV	VM pin {	5 is prese	ent.
	28		CCF	P4	R	0	1	CCI	P4 Pin P	resent						
								Wh	en set, ir	dicates th	nat Cap	oture/Con	npare/PV	VM pin 4	4 is prese	ent.
	27		CCF	23	R	0	1	CCI	P3 Pin P	resent						
								Wh	en set, ir	dicates th	nat Cap	oture/Con	npare/PV	VM pin (3 is prese	ent.
	26		CCF	22	P	0	1	CC	P2 Pin P	recent						
	20		001	2		0	I			dicates th	hat Car	ture/Con	naro/D\/	VM nin '	2 ie proed	ont
											at Oap			vivi piri 2	2 13 pres	
	25		CCF	P1	R	0	1		P1 Pin P							
								Wh	en set, ir	dicates th	nat Cap	oture/Con	npare/PV	VM pin	1 is prese	ent.
	24		CCF	20	R	0	1	CCI	P0 Pin P	resent						
								Wh	en set, ir	dicates th	nat Cap	oture/Con	npare/PV	VM pin (0 is prese	ent.
	23:15		reser	ved	R	0	0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	14		C20	С	R	0	1	C2c	o Pin Pre	sent						
								Wh	en set, in	dicates th	at the	analog co	mparato	or 2 outp	out pin is	present.

Bit/Field	Name	Туре	Reset	Description
13	C2PLUS	RO	1	C2+ Pin Present
				When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	C2- Pin Present
				When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present
				When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Capabilities 4 (DC4)

Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Base Offse	0x400F.E t 0x01C RO, rese	000	.001F													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĺ		I	I			1 1	rese	rved		i i	1	í	ľ	l .	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Î			1		reserved	г г				1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5	5 reserved RO 0 Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.														
	4		GPIC	DE	R	0	1		O Port E en set, in			O Port E	is prese	ent.		
	3		GPIC	DD	R	0	1		O Port D en set. in			O Port D	is prese	ent.		
	2		GPIC	C	R	0	1	GPI	O Port C	Presen	t		•			
	1		GPIC	ЭB	When set, indicates that GPIO Port C is present. RO 1 GPIO Port B Present											
								Whe	en set, in	dicates	that GPI	O Port B	is prese	ent.		
0 GPIOA RO 1				1		O Port A										
								Whe	en set, in	dicates	that GPI	O Port A	is prese	ent.		

Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base	0x400F.E000 t 0x100															
	R/W, res	et 0x0000	0040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			r			rese	erved						WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD.	T Clock (Gating C	ontrol					
3 WDT R/W 0 WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set receives a clock and functions. Otherwise, the unit is unclock disabled. If the unit is unclocked, a read or write to the unit a bus fault.						unclocked	d and									
2:0 reserved RO 0					0	com		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh			

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000

Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	et 0x110 R/W, rese	et 0x0000	00040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	I		ſ	1	1	1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1			res	erved		1	ľ	r i	Ì	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	a reser	it. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Clock	Gating C	Control					
3 WDT R/W 0 WDT Clock Gating Control This bit controls the clock gating for the WDT modul receives a clock and functions. Otherwise, the unit is disabled. If the unit is unclocked, a read or write to t a bus fault.						e unit is	unclocked	d and								
	2:0		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	a reser	it. To prov ved bit sh	

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x120 R/W, rese		00040					,								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1		erved		r	1	1	Ì	1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Ì			res	i i erved		1		1	l	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Clock	Gating C	Control					
								rece disa	eives a cl	ock and	function	s. Other	wise, the	unit is	If set, the unclocked unit gen	d and
	2:0		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F. t 0x104	E000 set 0x0000	U	ontron	Cegiotei	1 (1101	501)									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1	reserved			COMP2	COMP1	COMP0	I		reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved	ſ		1	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	8it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:27		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv		
	26		COM	P2	R/	W	0	Ana	og Com	parator	2 Clock C	Gating				
								rece disa	ives a cl	ock and	clock gati function unclocke	s. Other	wise, the	unit is u	nclocke	d and
	25		COM	P1	R/	W	0	Ana	og Com	parator	1 Clock C	Gating				
								rece disa	ives a cl	ock and	clock gati function unclocke	s. Other	wise, the	unit is u	nclocke	d and
	24		COM	P0	R/	W	0	Ana	og Com	parator	0 Clock 0	Gating				
								rece disa	ives a cl	ock and	clock gati function unclocke	s. Other	wise, the	unit is u	nclocke	d and
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv		

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	t 0x400F. t 0x114 R/W, res	.⊑000 set 0x00000	0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1 1	reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		I2C0				reserved				SSI0	rese	rved	UART1	UART0	
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:27		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	cts, the	value of	a reserv	•		
	26		COM	P2	R/	W	0	Ana	log Com	parator	2 Clock G	Bating					
								rece disa	eives a cl	ock and	clock gatir I functions s unclocke	. Other	wise, the	unit is u	inclocke	d and	
	25		COM	P1	R/	W	0	Ana	log Com	parator	1 Clock G	Bating					
								rece disa	eives a cl	ock and	clock gatir I functions s unclocke	. Other	wise, the	unit is u	inclocke	d and	
	24		COM	P0	R/	W	0	Ana	log Com	parator	0 Clock G	Bating					
								rece disa	eives a cl	ock and	clock gatir I functions s unclocke	. Other	wise, the	unit is u	inclocke	d and	
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	cts, the	value of	a reserv			

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	t 0x400F. t 0x124 R/W, res	set 0x00000	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved	1		COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0			•	reserved				SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:27 reserved RO 0 Software should compatibility with preserved acros											ure produ	icts, the	value of	a reserv	•	
	26		COM	P2	R/	W	0	Ana	log Com	parator 2	2 Clock G	Bating				
								rece disa	eives a c	lock and	clock gatii functions unclocke	. Other	wise, the	unit is u	inclocke	d and
	25		COM	P1	R/	W	0	Ana	log Corr	parator	1 Clock G	Bating				
25 COMP1 R/W 0 Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator receives a clock and functions. Otherwise, the unit is disabled. If the unit is unclocked, reads or writes to the a bus fault.									unit is u	inclocke	d and					
	24		COM	P0	R/	W	0	Ana	log Com	parator (0 Clock C	Bating				
								rece disa	eives a c	lock and	clock gatii functions unclocke	. Otherv	wise, the	unit is u	inclocke	d and
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	icts, the	value of	a reserv	•	

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E t 0x108 R/W, rese	000		ontroi f	Register	2 (RC	GC2)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'							rese	rved		'	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						reserved	· ·				1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription									
	31:5		reserv	ved	R	0	0 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.											
	4		GPIC	DE	R/	W	0	Por	E Clock	Gating	Control							
								cloc	k and fu	bit controls the clock gating for Port E. If set, the unit receives a and functions. Otherwise, the unit is unclocked and disabled. If init is unclocked, reads or writes to the unit will generate a bus fault.								
	3		GPIC	D	R/	W	0	Por	D Clock	Gating	Control							
3 GPIOD R/W 0 Port D Clock Gating This bit controls the clock and functions. the unit is unclocked									nctions.	Otherwis	se, the u	nit is unc	locked a	ind disat	oled. If			
	2		GPIC	C	R/	W	0	Por	C Clock	Gating	Control							
This bit controls the clo clock and functions. Ot the unit is unclocked, re									Otherwis	se, the u	nit is unc	locked a	ind disat	oled. If				
	1		GPIC	ЭB	R/	W	0	Por	B Clock	Gating	Control							
								cloc	k and fu	nctions.	Otherwis	ting for F se, the u r writes to	nit is unc	locked a	ind disat	oled. If		

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x118 R/W, res		00000		0	,	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			I	1	I		1 1	rese	rved			I	1	I			
Type Booot	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset																	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					1	reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reset	U	0	0	0	0	0	Ū	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:5		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	4		GPIC	DE	R/	W	0	Port	E Clock	Gating	Control						
	4 GPIOE						cloc	k and fu	nctions.	Otherwis	ting for F se, the u r writes to	nit is und	locked a	and disat	oled. If		
	3		GPIC	DD	R/	W	0	Port	D Clock	Gating	Control						
	3 GPIOD							This bit controls the clock gating for Port D. If set, the unit rece clock and functions. Otherwise, the unit is unclocked and disa the unit is unclocked, reads or writes to the unit will generate a l						and disat	oled. If		
	2		GPIC	C	R/	W	0	Port	C Clock	Gating	Control						
								This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault									
	1		GPIC	ЭΒ	R/	W	0	Port	B Clock	Gating	Control						
								cloc	k and fu	nctions.	Otherwis	ting for F se, the u r writes to	nit is und	locked a	and disat	oled. If	

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x128 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	Î	r I		i i	rese	rved			r	1	i I		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		reserved	1 1					GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:5		reser	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	4		GPIC	DE	R/	W	0	Port	E Clock	Gating	Control					
								cloc	k and fui	nctions.	Otherwi	ting for F se, the u r writes to	nit is unc	locked a	ind disat	oled. If
	3		GPIC	DD	R/	W	0	Port	D Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for F se, the u r writes to	nit is unc	locked a	ind disat	oled. If
	2		GPIC	C	R/	W	0	Port	C Clock	Gating	Control					
								This bit controls the clock gating for Port C. If set, the unit rece clock and functions. Otherwise, the unit is unclocked and disat the unit is unclocked, reads or writes to the unit will generate a b							oled. If	
	1		GPIC	ОВ	R/	W	0	Port	B Clock	Gating	Control					
								cloc	k and fui	nctions.	Otherwi	ting for F se, the u r writes to	nit is unc	locked a	ind disat	oled. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. Software Reset Control 0 (SRCR0)

Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Offse	0x400F.E t 0x040 R/W, rese	E000	00000	(- ,											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	I	1	I	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	U	U	0	U	0	0	0	0	U	U	U	U	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			res	erved		, 1		•	•	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	R/W 0	RO 0	RO 0	RO 0
Reset 0 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description											Ū	Ū	Ū	0	0	Ū
L	31:4		reserv		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
3 WDT R/W 0							0		T Reset		tobdogu	unit.				
2:0 reserved RO 0					0	Reset control for Watchdog unit. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										

November 14, 2008

Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Base Offset	0x400F. 0x044	E000 E000		(SRCR	1)																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		•	reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0					
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
		reserved		I2C0				reserved	1			SSI0	rese	erved	UART1	UART0					
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0					
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription												
;	31:27		reserv	ved	R	0	0	com	patibility	ould not / with futu cross a r	ure produ	ucts, the	value of	f a reserv							
26 COMP2 R/W 0 Analog Comp 2 F												g Comp 2 Reset Control									
						control for analog comparator 2.															
25 COMP1 R/W 0 Analog Comp 1 Reset Control																					
								Res	et contro	ol for ana	llog com	parator	1.								
	24		СОМ	P0	R/	W	0	Ana	log Corr	np 0 Rese	et Contro	bl									
								Res	et contro	ol for ana	llog com	parator (0.								
:	23:19		reserv	ved	R	0	0	com	patibility	ould not / with futu cross a re	ure produ	ucts, the	value of	f a reserv							
	18		TIME	R2	R/	W	0	Tim	er 2 Res	et Contro	ol										
								Res	et contro	ol for Ger	neral-Pui	rpose Ti	mer moo	lule 2.							
	17		TIME	R1	R/	W	0	Tim	er 1 Res	et Contro	ol										
								Res	et contro	ol for Ger	neral-Pui	rpose Ti	mer moo	lule 1.							
	16		TIME	R0	R/	W	0	Tim	er 0 Res	et Contro	ol										
	Reset control for General-Purpose Timer module 0.																				
	15:13		reserv	ved	R	0	0	O Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.													
	12		I2C	0	R/	W	0	12C0	0 Reset	Control											
								Res	et contro	ol for I2C	unit 0.										
	11:5		reserv	ved	R	0	0	com	patibility	ould not / with futu cross a r	ure produ	ucts, the	value of	f a reserv	•						

Software Reset Control 1 (SRCR1)

Bit/Field	Name	Туре	Reset	Description
4	SSI0	R/W	0	SSI0 Reset Control
				Reset control for SSI unit 0.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Reset Control
				Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Offse	0x400F.E t 0x048 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1			I	1 1	rese	rved	1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
	4		GPIC	DE	R/	W	0		E Reset			E.				
	3		GPIC	D	R/	W	0		D Rese			D.				
Reset control for GPIO Port D 2 GPIOC R/W 0 Port C Reset Control Reset control for GPIO Port C									<u>_</u>							
	1 GPIOB R/W 0 Port B Reset Control Reset control for GPIO Port B															
	0		GPIC	DA	R/	W	0		et contro			В.				
								Res	et contro	l for GPI	IO Port	Α.				

Software Reset Control 2 (SRCR2) Base 0x400E E000


7 Internal Memory

The LM3S600 microcontroller comes with 8 KB of bit-banded SRAM and 32 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 108 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.





7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 368 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 109.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.

Table 7-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

Flash Memory Protection Read Enable (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

7.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

7.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 109, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 114) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 114) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
{
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH_FMA) = 0 \times 900;
```

```
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
//
// Wait until the operation is complete.
//
while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
{
}
```

7.3.2 Flash Programming

}

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the **FMC** register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

7.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

7.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

7.4 Register Map

Table 7-2 on page 112 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page
Flash Reg	isters (Flash Control Off	set)			
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	114
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	115

Table 7-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	116
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	118
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	119
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	120
Flash Reg	gisters (System Control C	Offset)		·	
0x130	FMPRE	R/W	0x8000.FFFF	Flash Memory Protection Read Enable	122
0x134	FMPPE	R/W	0x0000.FFFF	Flash Memory Protection Program Enable	123
0x140	USECRL	R/W	0x31	USec Reload	121

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	et 0x000 R/W, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1 I		1 1	rese	erved		1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		1	1	1 I		1 1		OFFSET		Î	Î	1	1	Î	
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
							0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	14:0		OFFS	SET	R/	W	0x0	Add	lress Off	set						
Addre									Address offset in flash where operation is performed.							

Flash Memory Address (FMA) Base 0x400F.D000

114

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	Flash Memory Data (FMD) Base 0x400F.D000																
Offse	t 0x004	0000 et 0x0000	0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			I	1	1	1	r r	DA	ATA		1			r	1	'	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I	1	I		I	1 1	DA	ATA		1			1	I	'	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription								
	31:0		DAT	A	R/	W	0x0	Data	a Value								
	Data value for write operation.																

November 14, 2008

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 114). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 115) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flas	sh Mem	ory Cor	ntrol (FN	AC)												
Base Offse	0x400F.E et 0x008 R/W, rese	0000	·	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1			1 1	WR	I KEY		1	1	1	1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		res	erved				1	1	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		WRK	EY	W	0	0x0	Flas	sh Write I	Key						
	15:4		reser	ved	R	0	0x0	of a field valu Soft com	ccidental for a wri le are igr ware sho patibility	l flash wi ite to occ nored. A puld not with futu	rites. The cur. Write read of t rely on th ure produ	e value (es to the his field he value ucts, the	0xA442 e FMC re returns e of a res value o	to minimiz must be v gister wit the value served bit f a reserv	vritten in hout this 0. . To prov	to this WRKEY Vide
	3		CON	ЛТ	R/	W	0		served ac			aity-write	e operati	on.		
									nmit (writ	, 0	•		onvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; o ed.		
								This	can tak	e up to 5	50 µs.					
	2		MERA	ASE	R/	W	0	Mas	s Erase	Flash M	emory					
									is bit is s e of 0 ha				-	device is	all eras	ed. A
								prev	ious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if
								This	can tak	e up to 2	250 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

November 14, 2008

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	1			rese	rved	1	1	1	1		1			
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	ı	1	1	reser	ved	r	1	1	1	1	1	PRIS	ARIS		
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
31:2 reserved RO 0x0 Software should not rely											roly on t	havalua	of a raa	on ad bit	. To prov	ida		
	31.2		reser	veu	ĸ	0	0x0			/ with futi	,							
									• •	cross a r	•	-						
				_	_	_		_	Programming Raw Interrupt Status									
	1		PRI	S	R	0	0	Proę	grammir	ig Raw Ir	nterrupt	Status						
								This	bit indic	cates the	current	state of t	the prog	ramming	cycle. If	set, the		
									,	g cycle c	•	,	,					
									•	ed. Prog								
								generated through the Flash Memory Control (FMC) register bits (see page 116).										
								P~9										
	0	0 ARIS RO 0						Access Raw Interrupt Status										
								This	bit indic	ates if the	e flash w	as improj	perly acc	essed. If	set, the	program		
								tried	l to acce	ss the fla	sh count	er to the	policy as	set in th	e Flash	Nemory		
										Read En	•				-			
									•	nable (Fl	,	0	s. Other	wise, no	access I	has tried		

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F.E t 0x010 R/W, rese		0.0000	, ,	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1	1			1 1		rved	I	1	I	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ľ		1	1			reser	ved	1	I	1	I	1	1	PMASK	AMASK		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field Name 31:2 reserve			ved	Ty R	0	Reset 0x0	Soft com pres	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation. Programming Interrupt Mask									
	1 PMASK			SK	R/	W	0	This to th to th	s bit cont ne contro	rols the i Iler. If se Iler. Othe	pt Mask reporting et, a prog erwise, in	ramming	g-genera	ited inter	rupt is p	romoted		
	0 AMASK R/W						0	Acc	ess Inter	rupt Mas	sk							
								This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.										

Flash Controller Interrupt Mask (FCIM)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 27 25 24 22 20 19 17 16 31 30 29 26 23 21 18 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 7 6 3 2 11 8 5 4 1 0 PMISC AMISC reserved RO RO R/W1C R/W1C RO Type 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 118) is also cleared when the PMISC bit is cleared. 0 AMISC R/W1C 0 Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Reloa	ad (USE	ECRL)													
Offse	0x400F.E t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[· ·	rese	rved	1		1	r 1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l			rese	rved		т т			I		US	I EC		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1
B	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
									•							
	31:8		reserv	ved	R	0	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		USE	С	R/	W	0x31	Micr	osecono	l Reload	Value					
									z -1 of th grammed	e control 1.	ler clock	when th	ne flash i	s being e	erased o	r
								If the	e maxim	um syste	em frequ	ency is b	eing use	d, USEC	should b	be set to

0x31 (50 MHz) whenever the flash is being erased or programmed.

Flash Memory Protection Read Enable (FMPRE)

Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.E t 0x130 R/W, rese).FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		I		г т 1		1 1	READ_	ENABLE		1 1		1	1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		, i			READ_	ENABLE		1 1		1	1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Туј	ре	Reset	Des	cription							
	31:0	F	READ_EI	NABLE	R/	W 0	x8000FFFI	F Flas	sh Read E	Enable						
								Eac	h bit posi	tion ma	ps 2 Kby	tes of FI	ash to b	e read-e	nabled.	
								Val	ue	Descr	iption					

Value Description 0x8000FFFF Enables 32 KB of flash.

Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.E t 0x134 R/W, rese	E000 et 0x0000).FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1		r r I		1 1	PROG_I	ENABLE		1	1			ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	r	г т 1		1 1	PROG_	ENABLE		1	I			I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
B	8it/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31:0	Р	ROG_E	NABLE	R/\	N 0	x0000FFF	F Flas	h Progra	imming l	Enable					
								Eac	h bit pos	ition ma	ps 2 Kby	tes of FI	ash to be	e write-e	nabled.	
								Valu	ue	Descr	iption					

0x0000FFFF Enables 32 KB of flash.

Flash Memory Protection Program Enable (FMPPE)

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports 8-36 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- 8-36 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 125). The LM3S600 microcontroller contains five ports and thus five of these physical GPIO blocks.

Figure 8-1. GPIO Port Block Diagram



8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 132) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 131) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 126, where u is data unchanged by the write.

Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 126.

Figure 8-3. GPIODATA Read Example



8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 133)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 134)
- GPIO Interrupt Event (GPIOIEV) register (see page 135)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 136).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 137 and page 138). As the name implies, the **GPIOMIS** register only shows interrupt

conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 139).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 140), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.1.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

8.1.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 8-1 on page 127 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 128 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	lue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	х	X	X

Table 8-1. GPIO Pad Configuration Examples

Configuration	GPIO Reg	gister Bit Va	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	х	х	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	х	X	Х	X	X	0	x	X
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	X	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	X	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.3 Register Map

Table 8-3 on page 129 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those

cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	131
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	132
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	133
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	134
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	135
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	136
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	137
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	138
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	139
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	140
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	142
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	143
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	144
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	145
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	146
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	147
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	148
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	149
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	150
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	151
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	152
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	153
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	154
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	155
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	156
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	157
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	158

Offset	Name	Туре	Reset	Description	See page
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	159
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	160
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	161

8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 132).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			r	· ·	rese	rved	1		1	r 1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1	· ·			1		DA	TA	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field Name Type Res							Des	cription							
	31:8		rese	erved	R	0	0x00	com	patibilit	nould not y with futu across a r	ure prod	ucts, the	value c	f a rese	•	
	7:0		DA	ATA	R/	W	0x00	GPI	O Data							
							To fa	acilitate	r is virtua the readi t drivers.	ng and v	writing of	data to	these r	egisters I	by .	

independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 125 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000


-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset	-			-	-	-			-	-		-			0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							D	IR	•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	е	Ту	pe	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	7:0		DIR	1	R/	W	0x00		O Data I DIR valı			as follow:	s:			

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	erved	1	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved					1	1	1	1 S 1	1	I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	npatibilit	y with fut	ure proc	the value lucts, the dify-write	value o	of a rese		ovide should be
	7:0		IS	;	R/	W	0x00	GPI	O Interr	upt Sens	e					
								The	IS valu	ues are d	efined a	s follows:				

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 133) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 135). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b et 0x408 R/W, rese	ase: 0x40 base: 0x40 base: 0x40 ase: 0x40 et 0x0000	000.4000 000.5000 000.6000 000.7000 002.4000	·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	rese	rved	1				1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				l rese	rved		· · ·			1	1 1	IE	I BE	ı	1	
					I											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset				RO 0	RO	0		0								
Reset	0		0	RO 0	RO 0	0 pe	0	0 Des Soft com	o cription ware sho upatibility	0 ould not v with futi		0 ne value ucts, the	0 of a res value of	0 erved bil	0 t. To prov	0 vide

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 135).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 133). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port D base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				rese	rved						•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IE	V		•	
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Descr
31:8	reserved	RO	0x00	Softwa compa prese
7:0	IEV	R/W	0x00	GPIO

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Event


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)



- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 136). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO GPIO GPIO GPIO Offse	Port A b Port B b Port C b Port C b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000	- (-,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	1	1	r r	rese	rved		1	I	1	ſ	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	rese	rved I	1	r r				Î	ו R	I IS I	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							

 31:8
 reserved
 RO
 0x00
 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

 7:0
 RIS
 RO
 0x00
 GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:


- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)



The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x41C Type W1C, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 ic reserved W1C RO RO RO RO RO RO RO RO W1C W1C W1C W1C W1C W1C W1C Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:8 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. IC W1C 0x00 **GPIO** Interrupt Clear 7:0 The IC values are defined as follows: Value Description

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.

reserved


Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (\overline{RST}) puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply \overline{RST} or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description							
7:0	AFSEL	R/W	-	GPIO Alternate Function Select							
				The AFSEL values are defined as follows:							
				Value Description							
				0 Software control of corresponding GPIO line (GPIO mode).							
				 Hardware control of corresponding GPIO line (alternate hardware function). 							
				Note: The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of GPIOAFSEL for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.							

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1				т т	rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[15	I I I I I I I I I I I I I I I I I I I							,			1	V2	2				
				1000	l							DI	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
E	Bit/Field		Name		Туре		Reset	Des	cription									
	31:8		reserv	ad	P	0	0x00	Soft	Software should not rely on the value of a reserved bit. To provid						vide			
	51.0		reserv	RO		0,00	com	compatibility with future products, the value of a reserved bit. To provide preserved across a read-modify-write operation.										
	7:0	7:0 DRV2		R/	W	0xFF	Out	put Pad 2	2-mA Dri	ive Enab	ole							
								Aw	A write of 1 to either GPIODR4[n] or GPIODR8[n] clears the									

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rved			•				•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved							DR	V4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	Ту	ре	Reset	Des	cription								
	31:8		reserv	RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		DRV4		R/W 0		0x00		Output Pad 4-mA Drive Enable A write of 1 to either GPIODR2[n] or GPIODR8[n] clears the							

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1					rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Neset												0			0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved	l			DRV8									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
B	Bit/Field		Nam	Ту	ре	Reset	Des	cription										
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			DRV8		R/	W			put Pad a				GPIODE	4[n] cle	ars the			

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 149). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 127).

GPIO Open Drain Select (GPIOODR)

GPIO GPIO GPIO GPIO Offset	Port B b Port C b Port D b Port E b t 0x50C	base: 0x40 base: 0x40 base: 0x40 base: 0x40 base: 0x40 base: 0x40	00.5000 00.6000 00.7000 02.4000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1		1 1	rese	rved		1	Ì	1		Í	1
Туре	eset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved		1 1				1	0	DE		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	
	7:0		OD	E	R/	W	0x00				ain Enat		'S:			

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 147).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				1 1	rese	rved			· · · · ·		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		·	rese	rved		· ·			1		PL	JE	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Name Type Res						cription							
	31:8 reserved					0	0x00					he value			•	
											•	ucts, the dify-write			veu bit si	
	7:0		PU	E	R/	W	0xFF	Pad	Weak P	ull-Up E	nable					
												clears the tive on th				

write.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 146).

GPIO Pull-Down Select (GPIOPDR)

GPIO GPIO GPIO GPIO Offse	Port A ba Port B ba Port C ba Port D ba Port E ba t 0x514 R/W, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r				 		т т	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ſ		1	rese	rved		т т				r	I PE	DE	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
7:0 PDE R/W 0x00 Pad Weak Pull-Down E																
A write of 1 to GPIOPUR[n] clears the enables. The change is effective on													-			


write.

November 14, 2008

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 144).

GPIO Slew Rate Control Select (GPIOSLR)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1 1	rese	rved		r r					I SF	R RL	I.	Î	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	Ū	0	U	0	Ū	0	0	Ū	0	0	Ū	0
E	Bit/Field		Nam	Name Type Reset Descrip												
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.	•	
	7:0		SRI	-	R/	W	0x00	Slev	v Rate Li	imit Enal	ole (8-m/	A drive o	only)			
	7:0 SRL R/W 0x00 Slew Rate Lin The SRL value										defined a	as follows	s:			

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x51C Type R/W, reset 0x0000.00FF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		T				r r	rese	erved	1	1	1		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1	rese	rved		т т			1	1	DE	EN	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		DEI	N	R/	N	0xFF	Digi	tal Enab	le						
								The	den val	ues are	defined a	as follow	s:			

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				I	· ·	I		rese	rved			•		'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		т т					l Pli	D4	T	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ty	oe	Reset	Des	cription							
_				-	-)1											
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ire prodi	ucts, the	value of	f a reserv	•	
	7:0		PID	4	R	0	0x00	GPI	O Periph	eral ID F	Register[[7:0]				

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1 1	rese	rved							PI	D5	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	С	0x00	GPI	O Periph	ieral ID F	Register[15:8]				

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved						•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved						r	I PI	1 D6 1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		vide nould be
	7:0		PID	6	R	0	0x00	GPI	O Periph	eral ID F	Register[[23:16]				

Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	l	•			l		rese	rved		l	l	1	l	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					[I Pl	D7	ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	7	R	0	0x00	GPI	O Periph	eral ID F	Register[31:24]				

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				PI	D0			'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.	•	
	7:0		PID	0	R	0	0x61		O Periph			-		and of the		

Can be used by software to identify the presence of this peripheral.

Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ĺ		1 1	rese	rved		r r					PIC	D1	T		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	f a reserv		
	7:0	7:0 PID1 RO 0x00 GF								ieral ID F I by softw		[15:8] dentify th	e prese	nce of th	is periph	eral.

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ĺ		1 1	rese	rved		r r					PIC	02	T	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value o	f a reserv		
	7:0		PID2 RO 0x18 GPIO Peripheral ID Register Can be used by software to										e prese	nce of th	is periph	eral.

November 14, 2008

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				г т	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l l		1 1	rese	rved		r r					PI	03	Ì		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
						0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0 PID3 RO 0x01 GPIO Peripheral ID Reg								Register[[31:24]							
Can be used by software to identify the presence of this pe										is periph	ieral.					

Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l		l				rese	rved			•	1	•	l	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		, ,			1		CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
B	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8	reserved		RO 0x00		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.									
	7:0		CID	0	R	0	0x0D		O Prime		• •	-	orinhoro	Lidoptific	ation of	atam

Provides software a standard cross-peripheral identification system.

Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	rese	rved		т т			I	r	CIE	D1	ı	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8						0x00					he value ucts, the				
											•	dify-write				
	7:0		CID	1	R	0	0xF0	GPI	O Prime	Cell ID F	Register[15:8]				
Provides software a standa									standard	l cross-pe	eriphera	al identifio	cation sy	stem.		

Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l l		1 1	rese	rved		r r					CIE	02	T	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
						0x00	com	npatibility	with futu	ure produ	he value ucts, the dify-write	value o	f a reserv			
	7:0	7:0 CID2 RO 0x05						O Prime vides sof		• •	23:16] I cross-pe	eriphera	al identific	cation sy	stem.	

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			rese	rved		т т			r 1	r	CIE	03	ı	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8						0x00					he value ucts, the				
											•	dify-write				
	7:0		CID	3	R	0	0xB1	GPI	O Prime	Cell ID R	Register[31:24]				
Provides software a standar									standard	l cross-pe	eriphera	al identifio	cation sy	stem.		

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The GPT Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 35).

The General-Purpose Timers provide the following features:

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 163, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 163 for the available CCPs.






Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 174), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 175), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 177). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 188) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 189). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 192) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 193).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 188
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 189
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 196
- GPTM TimerB (GPTMTBR) register [15:0], see page 197

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 175), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 179), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 184), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 186). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 182), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 185).

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 190) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 174). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

a. Tc is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 167 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 168 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.


The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 169 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.





9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 170. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the **GPTM** Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 170. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 171 through step 9 on page 171.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 172 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	174
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	175
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	177
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	179
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	182
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	184

Offset	Name	Туре	Reset	Description	See page
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	185
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	186
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	188
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	189
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	190
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	191
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	192
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	193
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	194
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	195
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	196
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	197

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

2:0

GPTMCFG

R/W

0x0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1					rese	rved	ľ		1			1 1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	- r		1		, , , , , , , , , , , , , , , , , , ,		reserved			r		1			GPTMCFG	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	ie	Туј	pe	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00					he value ucts, the				

GPTM Configuration

The GPTMCFG values are defined as follows:

preserved across a read-modify-write operation.

- Value Description
- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- Reserved 0x3
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Time Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x004 R/W, rese)x4003.0()x4003.1()x4003.2(000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	1 1	rese	rved	1		-	1	1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			res	erved			I			TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:4 reserved RO 0x00 Software should not rely or compatibility with future pro preserved across a read-m											ure produ	ucts, the	value of	a reserv		
	3		TAAN	ЛS	R/	W	0			rA Altern values a						
									ue Desc				0110.			
								0		ure mod	e is enal	hed				
								1	•	1 mode i						
									Note				de, you n R field to	nust also 0x2.	clear the	TACMR
	2		TAC	ИR	R/	W	0	GPT	M Time	rA Captu	ire Mode	•				
								The	TACMR	values a	re define	d as foll	ows:			
									ue Desc	•						
								0	Edge	e-Count r	node					
								1	Edge	e-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 t 0x008 R/W, rese	x4003.0 x4003.1 x4003.2	0000 1000 2000	TWITE IV												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	- î		Î	1	i I		1 1	rese	rved	I	1	ì	1	1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	reserved						1	TBAMS	TBCMR	TB	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Na	me	Ту	ре	Reset	Des	cription							
	31:4 reserved			R	0	0x00	Software should r compatibility with preserved across			ure prod	ucts, the	e value of	a reserv			
	3		TBAMS			W	0	GPTM TimerB Alternate Mode Select The TBAMS values are defined as follows:								
								Valu	ue Deso	cription						
								0	Capt	ure mod	e is enal	oled.				
								1		/I mode i						
									Note				de, you n R field to	nust also 0x2.	clear the	TBCMR
	2		ТВС	MR	R/	W	0	GPT	M Time	rB Captu	ire Mode	9				
								The	TBCMR	values a	re define	ed as fol	lows:			
								Valu	ue Desc							
								0	Edge	e-Count r	node					
								1	Edge	e-Time m	ode					

Bit/Field	Name	Туре	Reset	Description				
1:0	TBMR	R/W	0x0	GPTM TimerB Mode				
				The TBMR values are defined as follows:				
				Value Description				
				0x0 Reserved				
				0x1 One-Shot Timer mode				
				0x2 Periodic Timer mode				
				0x3 Capture mode				
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.				
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.				
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.				

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

Timer Timer Timer Offsei	0 base: (1 base: (2 base: (t 0x00C	utrol (GF 0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000 000	L)												
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			ſ	1			1 1	rese	erved	I	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	rese	erved	TBE		TBSTALL	TBEN	reserved	TAPWML	reserved	RTCEN		/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Name		Туре		Reset	Description								
:	31:15 reserved		ved	R	C	0x00	Software should not rely on the value of a rese compatibility with future products, the value of a preserved across a read-modify-write operation					a reser				
	14		TBPW	ML	R/	W	0	GPTM TimerB PWM Output Level								
								The	TBPWMI	values	are defir	ied as fo	llows:			
								Val	ue Desc	ription						
								C) Outp	ut is una	affected.					
								1	Outp	ut is inve	erted.					
	13:12		reserved		R	C	0	con	Software should not rely on t compatibility with future prod preserved across a read-mo				value of	a reser		
	11:10		TBEVI	TBEVENT R/W			0x0	GPTM TimerB Event Mode								
								The	TBEVEN	TT values	s are def	ined as f	ollows:			
								Val	ue Desc	ription						
								0>	0 Posit	ive edge	9					
								0>	-	ative edg	le					
									2 Rese							
								0>	3 Both	edges						
	9		TBST	ALL	R/	W	0	GP [.]	TM Time	rB Stall E	Enable					
								The	TBSTAI	L values	s are def	ined as f	ollows:			
								Val	ue Desc	ription						
								C) Time	rB stallir	ng is disa	bled.				
								1	Time	rB stallir	ng is ena	bled.				

Bit/Field	Name	Туре	Reset	Description
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				 Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
0.0		DAM	00	
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge 0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
I	INDIALL	1 1/ 1 1/	U	The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.

Bit/Field	Name	Туре	Reset	Description
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.

1 TimerA is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000

.)po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		r r			i i	r	resei	ved	1 1				r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		reserved		Ì	CBEIM	CBMIM	ТВТОІМ		rese	rved		RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	е	Ту	ре	Reset	Desc	cription							
	31:11		reserv	red	R	0	0x00	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv	•	
	10		CBEI	М	R/	W	0			ureB Eve		•				
								The	CBEIM	values ar	e define	d as foll	ows:			
									le Deso							
								0 1		rupt is di: rupt is er						
								1	inter	iupt is ei	ableu.					
	9		CBMI	Μ	R/	W	0	GPT	M Capt	ureB Mat	ch Interi	upt Mas	sk			
								The	CBMIM	values ar	e define	d as foll	ows:			
								Valu	ie Deso	ription						
								0		rupt is di						
								1	Inter	rupt is er	abled.					
	8		твто	IM	R/	W	0	GPT	M Time	rB Time-	Out Inter	rupt Ma	sk			
								The	TBTOIN	ı values a	are defin	ed as fo	llows:			
								Valu	ie Deso	ription						
								0	Inter	rupt is di	sabled.					
								1	Inter	rupt is er	abled.					
	7:4		reserv	red	R	0	0	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer Timer Offsei	0 base: 0 1 base: 0 2 base: 0 t 0x01C RO, reset	x4003.10 x4003.20	000 000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	rved						•		
Туре	RO	RO	RO 0	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	
Reset	0	0		0		0	0	0	0	0	0	0	0		0	0	
ſ	15	14	13 reserved	12	11	10 CBERIS	9 CBMRIS	8 TBTORIS	7	6 reser	5	4	3 RTCRIS	2 CAERIS	1 CAMRIS	0 TATORIS	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription								
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	re produ	ucts, the	value of	a reserv	•		
	10		CBEF	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
				RIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.													
	0			preserved across a read-modify-write operation. IS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.													
	9		CBMF	15	R	0	0		•			•					
								Inis	is the C	aptureB	Match Ir	iterrupt s	status pr	ior to ma	isking.		
	8		TBTO	RIS	R	0	0	GPT	M Time	rB Time-(Out Raw	/ Interrup	ot				
								This	is the T	imerB tim	ne-out in	terrupt s	tatus pri	or to ma	sking.		
	7:4		reserv	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	re produ	ucts, the	value of	a reserv			
	3		RTCF	RIS	R	0	0	GPT	MRTC	Raw Inte	rrupt						
								This	is the R	TC Even	t interru	pt status	prior to	masking].		
	2		CAEF	RIS	R	0	0	GPT	M Capt	ureA Eve	nt Raw	Interrupt					
								This	is the C	aptureA	Event in	terrupt s	tatus pri	or to ma	sking.		
	1		CAMF	ิรเร	R	0	0	GPT	M Capt	ureA Mat	ch Raw	Interrup	t				
								This	is the C	aptureA	Match ir	nterrupt	status pr	ior to ma	asking.		
	0		ΤΑΤΟΙ	RIS	R	0	0	GPT	M Time	rA Time-0	Out Raw	/ Interrup	ot				
								This	the Tim	erA time-	out inte	rrupt sta	tus prior	to mask	ing.		

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer Timer Timer Offse	r0 base: 0; r1 base: 0; r2 bas	(4003.0) (4003.1) (4003.2)	000 000	atus (C		13)										
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			• •					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		reserved			CBEMIS	CBMMIS	TBTOMIS		resei	rved	•	RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Name	е	Ту	ре	Reset	Des	cription							
	31:11	reservedRO0x00Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.CBEMISRO0GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.														
	10	CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt														
		This is the CaptureB event interrupt status after masking.														
	9		CBMM	IIS	R	0	0	GPT	M Captu	ureB Mat	ch Masł	ked Inter	rrupt			
								This	is the C	aptureB	match ir	nterrupt	status af	ter mask	ing.	
	8		TBTON	/IS	R	0	0	GPT	M Time	B Time-(Out Mas	ked Inte	errupt			
								This	is the T	merB tin	ne-out in	iterrupt	status aft	er maski	ing.	
	7:4		reserv	ed	R	0	0x0	com	patibility	with futu	ire produ	ucts, the	e of a rese value of e operatio	a reserv	•	
	3		RTCM	IS	R	0	0	GPT	MRTC	Masked	Interrup	t				
								This	is the R	TC even	t interru	pt status	s after ma	asking.		
	2		CAEM	IS	R	0	0	GPT	M Captu	ureA Eve	nt Mask	ed Inter	rupt			
								This	is the C	aptureA	event in	terrupt s	status aft	er maski	ng.	
	1		CAMM	IIS	R	0	0	GPT	M Captu	ureA Mat	ch Mask	ked Inter	rupt			
								This	is the C	aptureA	match ir	nterrupt	status af	ter mask	ing.	
	0		TATOM	/IS	R	0	0	GPT	M Time	A Time-0	Out Mas	ked Inte	errupt			
								This	is the T	merA tin	ne-out in	iterrupt	status aft	er maski	ing.	

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

Timer Timer Timer Offsei	M Inter 0 base: 0: 1 base: 0: 2 base: 0: t 0x024 W1C, rese	x4003.0 x4003.1 x4003.2	000 000	TMICR	R)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'						1	rese	rved						1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:11	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBECINT W1C 0 GPTM CaptureB Event Interrupt Clear The CBECINT values are defined as follows:														
	10		CBECI	INT	W	1C	0	GPT	M Capt	ureB Eve	ent Interr	upt Clea	ar			
								The	CBECIN	T values	are defi	ined as	follows:			
									-							
									ue Desc		:	-				
								0			is unaffe					
								1	The	nterrupt	is cleare	u.				
	9		CBMC	INT	W	1C	0	GPT	M Capt	ureB Mat	tch Interr	upt Cle	ar			
								The	CBMCIN	T values	are defi	ined as	follows:			
								Valu	ue Desc	ription						
								0	The i	nterrupt	is unaffe	cted.				
								1	The i	nterrupt	is cleare	d.				
	8		твтос	INT	W	1C	0	GPT	M Time	rB Time-	Out Inter	rupt Cle	ear			
								The	TBTOCI	NT value	es are de	fined as	s follows:			
								Valu	ue Desc	ription						
								0	The i	nterrupt	is unaffe	cted.				
								1	The i	nterrupt	is cleare	d.				
	7:4		reserv	red	R	0	0x0	com	patibility	with futu	ure produ	ucts, the	e of a res e value of e operatio	a reserv		

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.

November 14, 2008

Timer0 base: 0x4003.0000

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Timer Offset	1 base: (2 base: (1 0x028	0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000	6-bit mode	e) and 0xI	FFFF.FF	FF (32-bit mc	ode)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1	I		1	г т	TAI	LRH	I	1	1		1	I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	I		I		TAI	ILRL	1	I	I		I	I	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	scription							
:	31:16		TAILI	RH	R/	W	0xFFFF	GP ⁻	TM Time	rA Interv	al Load	Register	High			
							32-bit mode 0x0000 16-bit mode	Tim	en config I erB Inte e. A reac	rval Loa	d (GPT	MTBILR) registe	r loads th	nis value	
									6-bit mo e of GP1	,		ls as 0 ai	nd does	not have	an effec	t on the
	15:0		TAIL	RL	R/	W	0xFFFF	GP ⁻	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re				•			ter for

GPTM TimerA Interval Load (GPTMTAILR)

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	erved	r	1	1		i	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1 1	TBI	LRL	I	1	1		I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reser	•	
	15:0		TBIL	RL	R/	W	0xFFFF	GP	TM Time	rB Interv	al Load	Register				
												gured as bit mode				

when the GPTM is not configured as a 32-bit timer, a write to this fiel updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r				r 1	TAN	1RH	1				ſ	1	
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•				TAN	IRL						•	·
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Report		·						·	·			·		·	·	·
B	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/	W	0xFFFF	GPT	M Timer	A Match	Registe	r High				
							2-bit mode 0x0000 6-bit mode	GP1	-	egister, t	this valu	e is com	pared to	,	ode via tl er half o	
									6-bit moo e of GPT	,		s as 0 ar	nd does i	not have	e an effec	t on the
	15:0		TAM	RL	R/	W	0xFFFF	GPT	M Timer	A Match	Registe	r Low				
								GP1	0	egister, t	this valu	e is com	pared to	,	ode via tl er half of	
									en config ermines t			,		0	n GPTMT	ſAILR,
								GP1 num		, determ lge ever	ines hov	/ many e	dge evei	nts are c	ng with ounted.⊺ n GPTM	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Timer Offse	M Time 0 base: (1 base: (2 base: (t 0x034 R/W, res	0x4003.0 0x4003.1 0x4003.2	000 000 000	ТМТВМ	IATCHR	2)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[T	Î	r i		i i	rese	erved			i	1 1 1		I	Î
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 I	i i		1 1	ТВМ	I MRL			Ì	1		Î	·]
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	lit/Field		Nar	ne	Ту	be	Reset	Des	cription							
	31:16		reser	ved	R	C	0x0000	com	patibility	with futu	ure prod	ucts, the	of a rese value of operatio	a reserv	•	
	15:0		TBM	RL	R/	N	0xFFFF	GP1	rM Time	rB Match	Registe	er Low				
												-	s value al ut PWM	•	n GPTM	TBILR,
								GP1 num	ſMTBILĔ	R , determ dge ever	ines hou	v many e	de, this v edge ever ual to the	nts are c	ounted.	

November 14, 2008

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		r r	, ,			1 1	rese	rved	1			1	1	1	1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			resei	ved					1		TAF	SR	1	1	•
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W
Reset	0	0	0	0	0	0	0	0	0	U	U	0	U	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	С	0x00					he value			•	
											•	ucts, the dify-write			ved bit si	
	7:0		TAPS	R	R/	W	0x00	GP1	ГM Time	rA Presc	ale					
									register ne regist		s value (on a write	. A read	returns	the curre	ent value

Refer to Table 9-2 on page 166 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1 1				т т 	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1 1	rese	rved		т т					TBF	PSR		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	3it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TBPS	SR	R/	W	0x00	GP1	rM Time	B Presc	ale					
									register nis registe		s value o	on a write	e. A read	returns t	he curre	nt value

Refer to Table 9-2 on page 166 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r 1				r r	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15				11	10			7	6					4	
г	15	14	13	12	11	10	9	8	, 	0	5	4	3	2	, r	0
				rese	rved							TAPS	SMR	-		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		TAPSI	MR	R/	W	0x00	GP ⁻	TM Time	rA Presc	ale Mato	h				
								This	s value is	used al	ongside	GPTMT		HR to de	tect time	r match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved			1		1		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1					TBP	I SMR I	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00		ware sho						•	
									patibility served ac							
	7:0		TBPS	MR	R/	W	0x00	GPT	TM Time	rB Presc	ale Mato	h				
								This	s value is	used al	ongside	GPTMT	вматсі	HR to de	tect time	r match

events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPT	M Time	erA (G	PTMTAF	R)												
Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 t 0x048 RO, reset	x4003.1 x4003.2	000	-bit mode)	and 0xFF	FF.FF	F (32-bit mo	ode)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1 1	ر ار	1		1 1	TA	ARH	I	1	1	r – – – – –		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r		1		ſ		1 1	TA	ARL		1	1			1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	lit/Field		Nam	ie	Тур	e	Reset	Des	scription							
	31:16		TAR	Н	R	(0xFFFF 32-bit mod 0x0000 16-bit mod	e) If th	TM Timei le GPTM TMCFG i	CFG is i	n a 32-b	it mode,			read. If t	he
	15:0		TAR	Ľ	R)	0xFFFF	GP	TM Time	A Regis	ster Low					
								exc	ead returr ept in Inp last edge	out Edge						•

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer Timer Timer Offse	TM Time r0 base: 0 r1 base: 0 r2 base: 0 r2 base: 0 r2 ox04C RO, rese)x4003.0)x4003.1)x4003.2	000	र)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1 1 1		î î	rese	rved	Ì	i	i) I	Ì	i	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T	r	1		г т	TB	RL	I	1	1	1	r	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field	·	Nan	·	Ту	be	Reset	Des	cription	·	·	·		·	·	
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv		vide nould be
	15:0		TBF	2L	R	С	0xFFFF	GP1	M Time	rB						
								exce		out Edge	rrent val Count n					-

10 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 200 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	202
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	203
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	204
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	205
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	206
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	207
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	208
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	209
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	210
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	211
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	212
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	213
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	214
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	215
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	216

Table 10-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	217
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	218
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	219
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	220
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	221

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	chdog C 0x4000.0 t 0x008 R/W, rese	000	(WDTC	TL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	ĺ	1 1	rese	1	i i			1 1 1		1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	U	0	U	0	0	0	U	0	0	U	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reser								RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
B	it/Field 31:2		Nam		Ty R		Reset 0x00	Soft					of a resevence			
	1		RESE	ΞN	R/	W	0	pres Wate The	chdog R RESEN UE Desc Disat	cross a re eset Ena values ar ription pled.	ead-moo Ible re define	lify-write d as foll	operatio	n.		
	0		INTE	N	R/	w	0	The	INTEN V ue Desc Interr clear	rupt ever ed by a h	re define nt disable nardware	ed (once e reset).	ows: e this bit is e enabled			

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì	1	1	r r 1		· ·	reser			Î	T	1	1	1	r I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved			1	1	1	1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Туј	be	Reset	Desc	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		WDTI	RIS	R	C	0	Wate	chdog R	aw Inter	rupt Sta	tus				
								Give	s the rav	w interru	ipt state	(prior to	masking) of WD	TINTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014

	t 0x014 RO, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1			1	rese	erved	1 1		1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			•	reserved	1 1			•		•		WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with futu	ire prod	the value lucts, the dify-write	value o	f a reserv	•	vide hould be
	0		WDT	MIS	R	0	0	Wate	chdog N	lasked In	terrupt	Status				
									es the m rrupt.	asked inf	errupt s	state (afte	er maski	ng) of the	e WDTII	NTR

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog ⁻ 0x4000.0 t 0x418 R/W, res	0000	VDTTES	T)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1		1		1	1	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	reserved			ì	STALL		Í		rese	rved	1	Î	·
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	le					
								deb	ugger, th	e watcho	dog time	[®] microc r stops c ner resur	ounting.	Once th		a ontroller
	7:0		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Offset	0x4000.0 t 0xC00 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1		1 1		· ·	WDT	l Lock	1	I	T	1	I	1	1
ype L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	I		1	r	, ,		1 1	WDT	Lock	1	1	I	1	1	1	1
Гуре 🗖	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:0		WDTL	.ock	R/	N	0x0000	Wat	chdog L	ock						
								write	e access		of any o	.E551 un other valu			0 0	
								۸				s the follo				

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

7:0

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

WDT Peripheral ID Register[7:0]

٧

PID4

Watchdog Peripheral Identification 4 (WDTPeriphID4) Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	r	î.	1	r	1 1	rese	rved	I	i	ì	1	Ì	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved PID4															
		•		rese	rved					•		PI	D4			
Туре	RO	RO	RO	rese RO	RO	RO	RO	RO	RO	RO	RO	PI RO	D4 I RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0

0x00

RO

November 14, 2008

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					rese	erved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							PI	D5	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name		Туре		Reset	Des	Description							
	31:8 reserve				RO		0x00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•	
7:0 PID5			5	R	С	0x00	WD	T Periph	eral ID F	Register[15:8]					

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		· ·			rese	rved			•		•	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved							PI	D6	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.							
7:0 PID6				6	R	0	0x00	WD.	T Periph	eral ID F	Register[23:16]				

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

23

22

21

20

19

18

17

16

Watchdog Peripheral Identification 7 (WDTPeriphID7)

26

25

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

Type RO, reset 0x0000.0000 31 30 29 28 27

			1					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		rved					1		PI		-	r <u> </u>	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:8 rese				R	C	0x00	com	Software should compatibility wi preserved acros		ure produ	ucts, the	value of	a reserv	•	
	7:0 PID7				R	С	0x00	WD.	T Periph	eral ID F	Register[31:24]				

24

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	rved			1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved						1	PI	D0	•	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	Ту	ре	Reset	Des	cription								
	31:8		reserv	R	RO 0x00			Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	7:0		PID	0	R	0	0x05	Wat	chdog P	eriphera	I ID Reg	ister[7:0]				

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		ľ			rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							PI	D1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	Bit/Field		Name		Туре		Reset	Des	cription							
	31:8		reserved		RO 0x00		0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
7:0 PID1				1	R	C	0x18	Wat	chdog Pe	eripheral	ID Regi	ster[15:8	3]			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l	•		· ·			rese	rved			•	1	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved							PI	D2	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	8it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.							
	7:0		PID	2	R	0	0x18	Wat	chdog P	eripheral	ID Reg	ister[23:1	[6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID3 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID3 RO 0x01 Watchdog Peripheral ID Register[31:24]

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

	Jinaog			moutor	
Base	0x4000.	0000			
	t 0xFF0				
Туре	RO, rese	et 0x0000.	000D		
	31	30	29	28	
	01	00	20	20	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l			rese	rved							CII	D0	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
В	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8		reserv	/ed	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv		
	7:0		CID	0	R	С	0x0D	Wat	chdog P	rimeCell	ID Regi	ster[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]			1	I			1 1	rese	rved		1	Î	i i			
									1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1			т т		<u>г</u>		I	1		1		
				rese	erved							CI	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
F	Bit/Field		Nam	ne	Ty	ne	Reset	Des	cription							
_					. ,			- • •								
	31:8			(ad	R	0	0x00	Coff	wara aha	uld not	roly on t		of a rea	on ad hit	To pro	vida
	31.0		reserv	veu	R	0	0000		ware sho							
									npatibility		•	-			ed bit s	hould be
								pres	served ac	cross a r	ead-mo	dify-write	operatio	on.		
	7:0		CID	1	R	0	0xF0	Wat	chdog Pr	rimeCell	ID Reai	ster[15·8	1			
			012	•		-	0/11/0	mat			togi		.1			

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Offse	0x4000.0 et 0xFF8 RO, rese		0005			
	31	30	29	28	27	
			1			T

	-							rese	rved					- -		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			rese	rved		т т					CI	D2	r	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.		
	7:0		CID	2	R	0	0x05	Wat	chdog P	rimeCell	ID Regis	ster[23:1	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		· · ·					CI	D3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide hould be
	7:0		CID	3	R	0	0xB1	Wat	chdog Pi	rimeCell	ID Regi	ster[31:2	4]			


11 Universal Asynchronous Receivers/Transmitters (UARTs)

Each Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Two fully programmable 16C550-type UARTs
- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 3.125 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

11.1 Block Diagram

Figure 11-1. UART Module Block Diagram



11.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 239). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 224 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.





11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 235) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 236). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 237), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 233) is asserted as soon as

data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 223).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 231). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

11.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 229). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 237).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 233) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 241). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

11.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)

Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 246).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 243) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 245).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 247).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

11.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 239). In loopback mode, data transmitted on UnTx is received on the UnRx input.

11.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 224, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 235) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 236) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

11.4 Register Map

Table 11-1 on page 227 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 239) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	229
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	231
0x018	UARTFR	RO	0x0000.0090	UART Flag	233
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	235
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	236
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	237
0x030	UARTCTL	R/W	0x0000.0300	UART Control	239
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	241
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	243
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	245
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	246
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	247
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	249
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	250
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	251
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	252

Table 11-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	253
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	254
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	255
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	256
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	257
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	258
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	259
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	260

11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UAR ⁻ UAR ⁻ Offse	RT Data F0 base: (F1 base: (t 0x000 R/W, rese)x4000.C)x4000.D	000				0									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	•		•		rese	erved	•		•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved	1	OE	BE	PE	FE		1		D/	ATA	1	1	1
і Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nan		-	pe	Reset		scription							
	31:12		reser	ved	R	0	0	com	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv		
	11		OE	Ξ	R	0	0	UAF	RT Overr	un Error						
								The	OE valu	es are de	efined as	s follows	:			
								.,,	_							
									ue Desc	•						
								C		e has be						
								1		data wa loss.	s receive	ed when	the FIFC) was fu	ll, resulti	ng in
	10		BE	Ē	R	0	0	UAF	RT Break	Error						
								the	s bit is se receive o Ismissior	data inpu	it was he	eld Low f	or longe	r than a	full-word	
		the FIF FIFO.						FIFO moo FIFO. W O. The n s to a 1 (hen a bro ext chara	eak occu acter is c	irs, only only enal	one 0 ch oled afte	aracter i r the rec	s loaded eived da	into the ta input	

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	1		1 1				1 I	rese	rved							'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		erved						OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	Ū	Ū	Ũ	0	0	Ū	Ū	0	°,	•	Ū	Ū	Ū	Ū	0	Ū
В	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
	31:4		reserv	/ed	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		vide hould be
	3		OE		R	0	0	UAF	RT Overr	un Error						
									en this bi bit is cle		-) is alrea	ady full.
								the	FIFO co FIFO is fi CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	re overv	
	2		BE		R	0	0	UAF	RT Break	Error						
								the	bit is se received smission	data inp	out was h	eld Low	for long	er than a	ı full-woi	rd
								This	bit is cle	eared to	0 by a w	rite to U	ARTECF	ર .		
								the I FIF0	IFO mod FIFO. Wi D. The ne s to a 1 (nen a bre ext chara	eak occu acter is c	irs, only only enat	one 0 ch bled afte	aracter is	s loadeo eive data	l into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1					rese	rved			•		•	•	1
Туре	wo	WO	wo	wo	wo	WO	wo	WO	wo	wo	wo	wo	wo	wo	wo	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DA	TA	1	1	'
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	W	0	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		DAT	A	W	0	0	Errc	or Clear							
								Δ	rita ta thi	a raaiata					بمطاربة المشرح	امصد بامد

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART UART Offsel	T Flag 0 base: 0 1 base: 0 0x018 RO, reset)x4000.C)x4000.D	000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•					rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		1	rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	Ū	0	1	0	0	1	0	Ū	0	Ū
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility		ire prodi	ucts, the	value of	a reser	it. To provi ved bit sh	
	7		TXF	E	R	0	1	UAF	RT Trans	mit FIFO	Empty					
										g of this t register.	•	nds on th	ne state o	of the F	EN bit in th	ne
									e FIFO is ster is er		l (fen is	0), this b	oit is set v	when the	e transmit	holding
									e FIFO is mpty.	enableo	d (fen is	s 1), this	bit is set	when t	he transm	it FIFO
	6		RXF	F	R	0	0	UAF	RT Recei	ve FIFO	Full					
										g of this t register.	•	nds on th	ne state o	of the F	EN bit in th	ne
								If the		s disable	d, this b	it is set v	vhen the	receive	e holding r	egister
								If th	e FIFO is	enable	d, this bi	t is set w	hen the	receive	FIFO is fu	ull.
	5		TXF	F	R	0	0	UAF	RT Trans	mit FIFO	Full					
										g of this t register.	•	nds on th	ne state o	of the F	EN bit in th	ne
								If the		s disable	d, this bi	t is set v	vhen the	transmi	it holding I	register
								If th	e FIFO is	s enabled	d, this bi	t is set w	hen the	transmi	t FIFO is f	full.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 224 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 25 24 23 22 27 26 21 20 19 18 17 16 reserved RO Туре RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO 31:16 reserved 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 224 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UAR1 Offse	F0 base: (F1 base: (t 0x028 R/W, res	0x4000.E	0000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l	1	1 1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved			1	, , , , , , , , , , , , , , , , , , ,		r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser												0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved							DIVF	RAC	•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:6		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	5:0		DIVFR	RAC	R/	W	0x000	Frac	ctional Ba	aud-Rate	e Divisor					

November 14, 2008

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

iype	R/W, res	et 0x0000	J.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	1 1	rese	erved		1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1			SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	7		SP	S	R/	W	0	UAF	RT Stick	Parity So	elect					
								and	en bits 1, checked ty bit is ti	l as a 0.	When b	its 1 and	7 are se			
								Whe	en this bi	t is clea	ed, stick	parity is	s disable	d.		
	6:5		WLE	N	R/	W	0	UAF	RT Word	Length						
									bits indi ne as foll		number	of data I	bits trans	mitted o	r receive	d in a
								Val	ue Desc	ription						
									3 8 bits							
								0x	2 7 bits	5						
								0x	1 6 bits	;						
								0x	:0 5 bits	(defaul	t)					
	4		FEI	N	R/	W	0	UAF	RT Enabl	e FIFOs	i					
								lf thi mod	is bit is se le).	et to 1, tra	ansmit a	nd receiv	ve FIFO b	ouffers ar	e enable	d (FIFO
									en cleare ome 1-b				•	acter mo	de). The	FIFOs

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. This bit has no effect when parity is disabled by the PEN bit.
1	PEN	R/W	0	UART Parity Enable If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - 1. Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - 4. Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	1	rese	rved	I	1	ı –	1	i i	1	1
l									1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	U	U	0	0	0	0	U	U	0	0	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		rese	rved	1	1	RXE	TXE	LBE		1	rese	rved	1		UARTEN
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
P	sit/Field		Nam	ıe	Ту	ne	Reset	Des	cription							
_			Han	10	.,	90	10000	200	onption							
	31:10		reserv	ved	R	0	0	Soft	ware sho	ould not	relv on t	he value	of a res	erved bit	t. To pro	vide
															•	hould be
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	9		RX	E	R/	W	1	UAF	RT Recei	ive Enab	le					
								If th	is hit is s	et to 1 t	he recei	ve sectio	on of the	UART is	enable	d. When
										,						e current
									racter be					,		
								Not	e: To	enable	receptio	n, the UA	RTEN bi	t must al	lso be s	et.
	8		ТХІ	E	R/	W	1	UAF	RT Trans	mit Enat	ole					
								16.41-								-1 \A/I=
										,						d. When
									ent char			niddle of ping.	a transn	111551011, 1	n compl	
								Not	<u>о.</u> То	enable	transmi	sion, the	ידעסתוז	t hit mus	et alen h	e set
								Not	. 10	chable	u anomia		, OAKIEI	s on mus	51 0130 0	

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable
				If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

	t 0x034 R/W, res	et 0x0000	0.0012													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		1 1	reser	ved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rese	rved	1 1			1		RXIFLSEL			TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
	31:6		reserv	/ed	R	0	0x00	com	oatibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	5:3		RXIFL	SEL	R/	W	0x2	UAR	T Rece	ive Interr	upt FIFC) Level S	Select			
								The	trigger p	points for	the rece	eive inter	rupt are	as follow	vs:	
								Val	ue De	escription	I					
								0×	۵ R)	K FIFO ≥	1/8 full					
								0×	(1 R)	K FIFO ≥	¼ full					
								0×	(2 R)	K FIFO ≥	1∕₂ full (0	efault)				
								0>	(3 R)	K FIFO ≥	¾ full					
								0>	(4 R)	K FIFO ≥	7/8 full					
								0x5-	0x7 Re	eserved						

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

UART Interrupt Mask (UARTIM)

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

18	17	16
RO 0	RO 0	RO 0
2	1	0
res	served	
RO 0	RO 0	RO 0
served b of a reser ion.	•	ovide should be
errupt is	returned	d.
ot to the ir	interrupt	controller.
errupt is	returned	d.
ot to the ir	interrupt	controller.
•		
of to the ir	Interrupt	controller.
·		
	menupt	controller.
orrunt is	returned	ч
errupt is	returned	d.
ot to the ir	interrupt	controller.
	errupt is ot to the i errupt is ot to the i errupt is ot to the i errupt is ot to the i	errupt is returned to the interrupt of to the interrupt errupt is returned of to the interrupt errupt is returned of to the interrupt errupt is returned of to the interrupt

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	- 1		1 1					rese	rved	1	1		1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
_					_			_								
В	it/Field		Nam	е	Ту	pe	Reset	Des	cription							
Type R0 <												•				
Type RO <																
								Give	es the ra	w interru	pt state	(prior to i	masking) of this i	interrupt	
	9		BER	S	R	0	0	UAF	RT Break	Error R	aw Inter	rupt Stati	IS			
												•) of this i	interrupt	
	8		PFRI	S	R	0	0	UAF	RT Parity	Frror R	aw Interr	unt Stati	IS			
	0			0	i v	0	Ū					•) of this	interrupt.	
	7			0	D	0	0						Ū) 01 010	inter apt	
	1		FERI	5	ĸ	0	0			0		•) of this	intorrunt	
													-		menupi	
	6		RTRI	RO RO <th< td=""><td></td></th<>												
		RO RO <th< td=""><td>interrupt.</td><td></td></th<>		interrupt.												
	5		TXRI	S	R	0	0	UAF	RT Trans	mit Raw	Interrup	t Status				
	Type RO R					interrupt										
Type RO <																
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this	interrupt	
	3:0		reserv	red	R	0	0xF	com	patibility	with futu	ure produ	ucts, the	value of	a reserv		

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	r		1 1					rese	rved	1	1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	lit/Field		Nam	e	Ту	ре	Reset	Des	cription							
31:11 reserved RO 0x00 Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation. 10 OEMIS RO 0 UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.														a reserv	•	
Gives the masked interrupt state of this interrupt.																
Gives the masked interrupt state of this interrupt. 9 BEMIS RO 0 UART Break Error Masked Interrupt Status																
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	8		PEM	IS	R	0	0	UAF	RT Parity	Error M	asked In	iterrupt S	Status			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	7		FEM	IS	R	0	0	UAF	RT Frami	ing Error	Masked	I Interrup	t Status			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	6		RTM	IS	R	0	0	UAF	RT Recei	ive Time	-Out Ma	sked Inte	errupt Sta	atus		
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	5		TXM	IS	R	0	0	UAF	RT Trans	mit Mas	ked Inter	rupt Stat	tus			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	4		RXM	IS	R	0	0	UAF	RT Recei	ive Mask	ed Interi	rupt State	us			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ipt.		
	3:0		reserv	ved	R	0	0	com	patibility	with fut	ure produ	ucts, the	of a rese value of operatio	a reserv	•	

Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UAR UAR Offse	RT Inter T0 base: (T1 base: (t 0x044 W1C, res	0x4000.C 0x4000.C	0000	RTICR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
E	8it/Field		Nam	e	Ту	ре	Reset	Des	cription							
Bit/Field Name Type Reset Description 31:11 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. 10 OEIC W1C 0 Overrun Error Interrupt Clear																
	10		OEI	С	W	1C	0	Ove	errun Erro	or Interru	pt Clear					
								The	OEIC Va	lues are	defined	as follow	vs:			
								Val	ue Desc	ription						
								0	No e	ffect on t	he interr	upt.				
								1	Clea	rs interru	pt.					
	9		BEI	С	W	1C	0	Brea	ak Error	Interrupt	Clear					
								The	BEIC Va	lues are	defined	as follow	vs:			
								Val	ue Desc	ription						
								0		ffect on t		upt.				
								1	Clea	rs interru	pt.					
	8		PEI	С	W	1C	0	Pari	ity Error	nterrupt	Clear					
								The	PEIC Va	alues are	defined	as follow	vs:			
								Val	ue Desc	ription						
								0		ffect on t		upt.				
								1	Clea	rs interru	pt.					

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1		1	1	1 1	rese	rved		1		1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ	13	14	13		rved			PI		2	, 						
					1								1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	31:8		reserved			RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
	7:0		PID	4	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[7:0]					
								Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	neral.	

Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1 1			1	1 1	rese	rved					1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
]			1 1	rese	rved	r	· ·				1	PI	D5	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	lit/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	31:8		reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	7:0		PID5		RO		0x0000		RT Peripl		0		ie prese	nce of th	is periph	neral.	

Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1		1		1 1	rese	rved		1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reser												-			0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	rese	erved		1 1			ſ	I	I Pli	D6	T	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:8		reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	7:0		PID	6	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[23:16]					
									Can be used by software to identify the presence of this peripheral.								

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1		1		1	1		rese	rved		1		1			1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Report				-	11				-						ů A			
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	erved						•	Pll	D7			•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Nam	ıe	Ту	ре	Reset	Des	cription									
	31:8		reserved			RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7:0		PID7		RO		0x0000	UAF	UART Peripheral ID Register[31:24]									
								Can	be used	l by soft	ware to i	dentify th	ie prese	nce of th	is periph	neral.		

Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1	r	r r	rese	rved					1		·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ſ	1	rese	rved	r	г г					PI	D0	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
B	eset 0 0 Bit/Field			e	Ту	ре	Reset	Des	cription							
	Bit/Field 31:8			ved	R	0	0x00	com	patibility	with futu	ure produ		value of		•	vide hould be
	7:0		PID	0	R	0	0x11	UAF	RT Peripl	neral ID	Register	[7:0]				
	7:0 PID0 RO 0x11					Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	neral.		

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		T				1 1	rese	rved	1		, ,		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel				-	-	-						0			0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			1		PI	01	I	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	0 0 0 0			Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	/ with futu	ure prod	the value ucts, the dify-write	value of	f a reser		
	7:0		PID	1	R	0	0x00	UAF	RT Perip	heral ID	Registe	r[15:8]				
								Can	be used	d by softw	vare to i	identify th	e prese	nce of th	nis peripł	neral.

Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	erved	r	т т			1	1	PI	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	2	R	0	0x18		RT Peripl		-			noo of th	io norink	aral
								Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	16

Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1		rese	rved		1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser				-		-			-						0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	rese	rved	1					1	I Pli	D3	Γ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	3	R	0	0x01	UAF	RT Peripl	neral ID	Register	[31:24]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is peripł	neral.

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	04	00	29	00	27	00	05	24	23	22	21	00	19	40	17	16
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10
					1			rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	rese	erved	ï	г г			I	l I	CI	D0	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:8 reserved				R	0	0x00	com	patibility	with fut	ure produ		value of		•	vide hould be
	7:0		CID	0	R	0	0x0D	UAF	RT Prime	Cell ID I	Register[[7:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCelIID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	1 1	rese	erved		1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[rese	rved	1	· · ·			r	I	CI	D1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	Bit/Field 31:8			ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	31:8 7:0		CID	1	R	0	0xF0		RT Prime vides sof				eriphera	I identific	cation sy	stem.

Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved		1			1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	rved	r				r	1	CI	D2	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
B	eset 0 0 Bit/Field			e	Ту	ре	Reset	Des	cription							
				ved	R	0	0x00	com	patibility	with fut	rely on ti ure produ read-mod	ucts, the	value of	a reserv	•	vide nould be
	31:8 7:0		CID	2	R	0	0x05				Register[standard	· -	eriphera	l identific	cation sy	rstem.

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1	1		rese	erved		1	1	1			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber				-					-			,			ů ,	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved	1					1	CI	D3			I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field 31:8 r			ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1	UAF	RT Prime	Cell ID I	Register	[31:24]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sv	stem.
															-)	


12 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

12.1 Block Diagram





12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 280). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 273).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 363 to view SSI timing parameters.

12.2.2 FIFO Operation

12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 277), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 281). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 283 and page 284, respectively).

12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 264 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 12-3 on page 264 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 12-3. TI Synchronous Serial Frame Format (Continuous Transfer)



12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.


SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.


12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 265 and Figure 12-5 on page 265.

Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0



Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSICIk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 266, which covers both single and continuous transfers.




Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 267 and Figure 12-8 on page 267.





Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 268, which covers both single and continuous transfers.





Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1



In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSICIk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.7 MICROWIRE Frame Format

Figure 12-10 on page 269 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 270 shows the same format when back-to-back frames are transmitted.




Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.





Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 270 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.

Figure 12-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements



12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the SSICR0 register with the following configuration:

- Serial clock rate (SCR)
- Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
- The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
- The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

12.4 Register Map

Table 12-1 on page 271 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table	12-1.	SSI	Register	Мар
-------	-------	-----	----------	-----

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	273
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	275

Offset	Name	Туре	Reset	Description	See page
0x008	SSIDR	R/W	0x0000.0000	SSI Data	277
0x00C	SSISR	RO	0x0000.0003	SSI Status	278
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	280
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	281
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	283
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	284
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	285
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	286
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	287
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	288
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	289
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	290
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	291
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	292
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	293
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	294
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	295
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	296
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	297

12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI	Control	0 (SS	SICR0)													
Offse	base: 0x4 et 0x000 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	r r		1 1	rese	erved			1			I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	s	I I CR		1 1		SPH	SPO	F	I RF		DS	I SS	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	Тур	be	Reset	Des	scription							
	31:16 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.															
	preserved across a read-modify-write operation.															
	15:8		SC	R	R/	N	0x0000	SSI	Serial C	lock Rate	е					
									value so SSI. The		•	nerate the	e transm	it and re	ceive bi	t rate of
								BR=	FSSICI	k/(CPSI	DVSR *	(1 + 5	SCR))			
									ere CPSD CPSR re						med in t	he
	7		SF	РΗ	R/	N	0	SSI	Serial C	lock Pha	se					
								This	s bit is on	ly applic	able to t	he Frees	cale SP	I Format		
								it to eith	e SPH con change er allowir ture edge	state. It h ng or not	has the i	nost imp	act on th	ne first bi	it transm	itted by
									en the SP PH is 1, d		-	•			0	
	6		SF	o	R/	N	0	SSI	Serial C	lock Pola	arity					
								This	s bit is on	ly applic	able to t	he Frees	cale SP	I Format		
								SSI	en the SE Clk pin. Clk pin	If SPO is	s 1, a ste	ady stat	e High v	alue is p		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Instruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI	Control	1 (SS	ICR1)													
Offse	base: 0x4 t 0x004 R/W, rese															
,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			•	· ·	rese	rved			•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		erved						SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv		
	3		SO	D	R/	W	0	SSI	Slave M	ode Out	put Disa	ble				
3 SOD R/W 0 SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to a slaves in the system while ensuring that only one slave drives data on the serial output line. In such systems, the TXD lines from multiple slave could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin. The SOD values are defined as follows: Value Description 0 SSI can drive SSITx output in Slave Output mode. 1 SSI must not drive the SSITx output in Slave mode.												ge to all ata onto e slaves t can be				
	2		MS	3	R/	W	0	SSI	Master/S	Slave Se	lect					
										cts Maste ed (SSE:		ve mode	e and car	n be moo	dified onl	y when
	The MS values are defined as follows:															
								Valu	ue Desc	ription						
								0	Devi	ce config	jured as	a maste	r.			
								1	Devi	ce config	ured as	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved					•		í l
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				г т	DA	ATA			· · · ·		1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field	l Name Type Rese					Reset	Des	cription							
	31:16		reserv	ved	R	С	0x0000	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	SSI	Receive	/Transmi	it Data					
								A re	ad opera	ation rea	ds the re	ceive Fl	FO. A w	rite oper	ation wri	tes the

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offse	base: 0x4 t 0x00C	(SSISF 4000.800 t 0x0000.	0													
Type	31	30	.0003 29	28	27	26	25	24	23	22	21	20	19	18	17	16
[-		1	1		r	1 1	rese				1	1	1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1			reserved	· · ·					BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod		value of	erved bit f a reserv on.		
	4		BS	Y	R	0	0	SSI	Busy Bit	:						
								The	bsy val	ues are o	defined	as follow	s:			
	Value Description															
0 SSI is idle.																
 0 SSI is idle. 1 SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty. 														or the		
	3		RFI	F	R	0	0	SSI	Receive	FIFO Fu	III					
								The	rff val	ues are o	defined	as follow	S:			
								Valu	ue Desc	ription						
								0		ive FIFC		ull.				
								1	Rece	ive FIFC) is full.					
	2		RN	E	R	0	0	SSI	Receive	FIFO N	ot Empt	y				
								The	rne val	ues are o	defined	as follow	s:			
								Valu	ue Desc	ription						
								0		eive FIFC		•				
								1	Rece	eive FIFC) is not e	empty.				
	1		TN	F	R	0	1	SSI	Transmi	t FIFO N	lot Full					
								The	tnf val	ues are o	defined	as follow	s:			
								Valu	ue Desc	ription						
								0	Tran	smit FIF	O is full.					
								1	Tran	smit FIF	O is not	full.				

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

SSI Clock Prescale (SSICPSR)

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI0 Offse	base: 0x4 t 0x010 R/W, rese	000.800		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , , , , , , , , , , , , , , , , , ,		1 I	rese	rved	1		1	r 1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ï		1	rese	rved		r r			I	r	CPSI	DVSR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field Name Type						Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod		value of	a reser	t. To prov ved bit sl	
	7:0		CPSD	/SR	R/	N	0x00	SSI	Clock P	rescale [Divisor					
												number f SB alway			epending eads.	on the

November 14, 2008

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offse	base: 0x4 t 0x014 R/W, rese	000.800		1)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•			•	· ·	rese	rved			1			•	•
Гуре	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO	RO	RO	RO 0	RO	RO 0	RO 0	RO 0	RO
eset						0		0	0	0		0				0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved						TXIM	RXIM	RTIM	RORI
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
31:4 reserved RO 0x00 Software should not re compatibility with future preserved across a rea 3 TXIM R/W 0 SSI Transmit FIFO Inte												ucts, the	value of	a reserv		
	3		TXI	М	R	Ŵ	0	SSI	Transmi	t FIFO I	nterrupt	Mask				
								The	TXIM Va	lues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	TX F	IFO half	f-full or le	ess condi	tion inte	rrupt is n	nasked.	
								1	TX F	IFO half	f-full or le	ess condi	tion inte	rrupt is n	iot mask	ed.
	2		RXI	М	R	W	0	SSI	Receive	FIFO lr	nterrupt N	Mask				
								The	RXIM Va	lues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	RX F	IFO hal	f-full or n	nore con	dition int	errupt is	masked	
								1	RX F	IFO hal	f-full or n	nore con	dition int	errupt is	not mas	ked.
	1		RTI	М	R	W	0	SSI	Receive	Time-O	out Interr	upt Mask	[
												' as follo				
								Val	ue Desc	ription						
								0	RX F	IFO tim	e-out inte	errupt is	masked.			
								1	RX F	IFO time	e-out inte	errupt is	not masl	ked.		

SSI Interrupt Mask (SSIIM)

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 Offse	Raw In base: 0x4 t 0x018 RO, rese	4000.800		SSIRIS	5)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				1 1		rved) I	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	i.		1			res	erved		1				TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
B	Bit/Field Name 31:4 reserved 3 TXRIS			ved	Ty R R	0	Reset 0x00 1	Soft com pres	cription ware sho patibility served ac Transmi	with futu cross a r	ure produ ead-mod	ucts, the lify-write	value of operation	a reserv	•	vide hould be
		TXRIS						Indi	cates tha	it the trai	nsmit FII	=O is ha	lf full or l	ess, whe	en set.	
	2	RXRIS		IS	R	0	0		Receive cates that			•		nore, wh	en set.	
	1 RTRIS			IS	R	0	0		Receive cates tha					ed, wher	n set.	
	0		RORF	RIS	R	0	0		Receive cates that			·		d, when	set.	

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI	Masked	d Interru	upt Stat	us (SSI	MIS)											
Offse	base: 0x4 t 0x01C RO, reset															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'						• •	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•			rese	erved						TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E									cription							
	31:4 reserved RO 0 Softwork com									with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv		
	3		ТХМ	IS	R	С	0		Transmi cates tha			•		ess, whe	en set.	
	2	2 RXMIS RO 0							Receive cates that			·		ore, whe	en set.	
	1 RTMIS RO 0						0	SSI	Receive	Time-O	ut Maske	ed Interr	upt Statu	IS		
0 RORMIS RO 0 SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.																

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 Offse	Interrup base: 0x4 t 0x020 W1C, res	4000.800		R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ï		T	1			, ,	reser	ved	1				1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			reser	ved		1				1	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
B	it/Field		Nan	ne	Ту	ре	Reset	Desc	ription							
31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																
	1		RTI	С	W	1C	0	SSI F	Receive	Time-O	ut Interru	ipt Clear				
								The	RTIC Va	alues are	defined	as follow	WS:			
								Valu	e Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					
	0		ROF	RIC	W	W1C 0 SSI Receive Overrun Interrupt Clear										
								The RORIC values are defined as follows:								
								Valu	e Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rved					•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	10	reserved							PID4									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Field			Nam	Туре		Reset	Des	Description										
31:8			reserved			RO 0x00		com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7:0		PID4		R	RO 0x			·		• •	gister[7:0] are to identify the presence of this peripheral.						

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	l							rese	reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I I I I I I I reserved							PID5								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Nam	Туре		Reset	Des	Description									
31:8			reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0			PID5		RO		0x00		SI Peripheral ID Register[15:8]								
							Can	Can be used by software to identify the presence of this peripheral.									

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								erved	1	1			•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I I I I I I I I I							PID6									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Field			Nam	Type R		Reset	Des	Description										
31:8			reserv	RO 0x00		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
	7:0		PID6		RO		0x00		SSI Peripheral ID Register[23:16]									
									Can be used by software to identify the presence of this peripheral.									

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1	rese		10	·	0	, I			PI	· · · · · ·		· ·	
Туре			RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Reset 0 0 Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		PID	7	R	0	0x00	SSI	Periphe	ral ID Re	gister[31	1:24]				
								Can	be used	l by soft	vare to i	dentify th	ne prese	nce of th	is periph	neral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		PI	D0	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	with futu	ure produ		value of	erved bit a reserv on.		
	7:0		PID	0	R	0	0x22		Periphe be used		•	-	ne prese	nce of th	is periph	neral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		г г					PI	D1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
	7:0		PID	1	R	0	0x00		Peripher		• •	•	e prese	nce of th	is periph	ieral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		PI	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv on.		
	7:0		PID	2	R	0	0x18		Periphe be used		• •	-	ne prese	nce of th	is periph	ieral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved						1	PI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Reset 0 0		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	3	R	0	0x01	SSI	Peripher	ral ID Re	egister [3	1:24]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is periph	ieral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber					11	10			7						Ŭ A	
1	15	14	13	12	11	10	9	8	·	6	5	4	3	2	1 1	0
				rese	rved							CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on tl	he value	of a res	erved bit	. To prov	/ide
									npatibility served ad						ved bit sh	nould be
	7:0		CID	0	R	0	0x0D	SSI	PrimeCe	ell ID Re	gister [7:	:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei		0	U		U	U	0	U	0	0	0	0	0	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D1	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0	SSI	PrimeCe	ell ID Re	gister [1	5:8]				
								Prov	vides sof	tware a	standarc	l cross-p	eriphera	l identific	cation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

		1 1					24	23	22	21	20	19	18	17	16
							rese	rved							
RO 0	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO 0
														4	
15	14	13	12	11	10	9	8	· · · · ·	6	5	4	3	2	1	0
			rese	rved							CIE	02			
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
/Field		Nam	е	Ту	pe	Reset	Des	cription							
31:8		reserv	red	R	0	0x00	com	patibility	with futu	ire produ	ucts, the	value of	a reserv	•	
7:0		CID	2	R	0	0x05					•	eriphera	l identific	cation sv	stem.
	0 /Field 31:8	15 14 RO RO 0 0 /Field 31:8	15 14 13 RO RO RO 0 0 0 /Field Nam 31:8 reserv	15 14 13 12 rese RO RO RO RO 0 0 0 0 /Field Name 11:8 reserved	15 14 13 12 11 reserved RO RO RO RO 0 0 0 0 0 /Field Name Type 11:8 reserved Right	15 14 13 12 11 10 reserved RO RO RO RO RO 0 0 0 0 0 /Field Name Type 31:8 reserved RO	15 14 13 12 11 10 9 reserved RO RO RO RO RO 0 0 0 0 0 0 /Field Name Type Reset 81:8 reserved RO 0x00	15 14 13 12 11 10 9 8 reserved RO Soft Soft	15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 /Field Name Type Reset Description 81:8 reserved RO 0x00 Software sho compatibility preserved action 7:0 CID2 RO 0x05 SSI PrimeCet	15 14 13 12 11 10 9 8 7 6 reserved RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 /Field Name Type Reset Description 81:8 reserved RO 0x00 Software should not if compatibility with future preserved across a reserved across acr	15 14 13 12 11 10 9 8 7 6 5 reserved RO RO	15 14 13 12 11 10 9 8 7 6 5 4 reserved CIT RO RO	15 14 13 12 11 10 9 8 7 6 5 4 3 reserved CID2 RO Software should not rely on the value of a rest compatibility with future products, the value of preserved across a read-modify-write operation 7:0 CID2 RO 0x05 SSI PrimeCell ID Register [23:16] 10	15 14 13 12 11 10 9 8 7 6 5 4 3 2 reserved ciD2 RO Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserved preserved across a read-modify-write operation. RO RO 0x05 SSI PrimeCell ID Register [23:16] ID ID	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 reserved RO Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation. RO RO

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei		U	0		U	U	0	U	0	0	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D3	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Reset 0 0 Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1	SSI	PrimeCe	ell ID Reg	gister [3	1:24]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

13 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S600 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

The Stellaris[®] I²C interface has the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

13.1 Block Diagram


Figure 13-1. I²C Block Diagram




13.2 Functional Description

I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 13-2 on page 299.

See "Inter-Integrated Circuit (I²C) Interface" on page 364 for I²C timing diagrams.






13.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 300) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

13.2.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 13-3 on page 300.






13.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 13-4 on page 300. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.





The first seven bits of the first byte make up the slave address (see Figure 13-5 on page 300). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 13-5. R/S Bit in First Byte

MSB LSB

13.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 13-6 on page 301).

Figure 13-6. Data Validity During Bit Transfer on the I²C Bus



13.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 300.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

13.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

13.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

 ${\tt CLK_PRD}$ is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 319).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

CLK_PRD = 50 ns TIMER_PRD = 2 SCL_LP=6 SCL HP=4

yields a SCL frequency of:

1/T = 333 Khz

Table 13-1 on page 302 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps
40 MHz	0x13	100 Kbps	0x04	400 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps

Table 13-1. Examples of I²C Master Timer Period versus Speed Mode

13.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I^2C master and I^2C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

13.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

13.2.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I²C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I²C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I²C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

13.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

13.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

13.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.

Figure 13-7. Master Single SEND




Figure 13-8. Master Single RECEIVE




Figure 13-9. Master Burst SEND





Figure 13-10. Master Burst RECEIVE






Figure 13-11. Master Burst RECEIVE after Burst SEND





Figure 13-12. Master Burst SEND after Burst RECEIVE

13.2.5.2 I²C Slave Command Sequences

Figure 13-13 on page 310 presents the command sequence available for the I^2C slave.





13.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

13.4 Register Map

Table 13-2 on page 311 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 13-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r			·	,
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	313
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	314
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	318
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	319
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	320
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	321
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	322
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	323
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	324
I ² C Slave				·	
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	326
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	327
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	329
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	330

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	331
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	332
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	333

13.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I^2C master registers, in numerical order by address offset. See also "Register Descriptions (I^2C Slave)" on page 325.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

12C N			Address 002.0000	(I2CM	SA)											
	R/W, res	et 0x0000	0000.0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		rese	erved	1	•			•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	î	1 1			I	1	SA		I	I	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:1		SA		R	Ŵ	0	I ² C	Slave Ac	Idress						
			0,1	•	10		Ũ									
								Inis	s field sp	ecifies b	its A6 thi	ougn Au) of the s	lave add	iress.	
	0		R/S	6	R/	W	0	Rec	eive/Ser	nd						
								The (Lov	R∕Sbit w).	specifies	s if the ne	ext opera	ation is a	Receive	e (High) (or Send
								Val	ue Desc	ription						
								0		•						
								0	Sent							

1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Reads

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,		r r		1 1	rese	rved	r r			1	Ì	i I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	U	0	0	0	U	U	0	0	0	0	U	0	0	0
-			N	_	т.		Deset	Dee								
E	it/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:7		reserv	ved	R	С	0x00	Soft	ware sh	ould not r	ely on tl	he value	of a res	erved bit	. To prov	vide
										/ with futu cross a re	•				ed bit sh	nould be
								pies	erveu a	0055 a 16	au-mou	iny-write	operation	лı.		
	6		BUSB	SY	R	C	0	Bus	Busy							
								This	bit spe	cifies the	state of	the I ² C b	ous. If se	et, the bu	s is busy	/;
										he bus is	idle. Th	e bit cha	nges ba	sed on th	ne STAR	T and
								STO	P cond	itions.						
	5		IDLE	Ξ	R	C	0	I ² C I	dle							
								This	bit spe	cifies the	I ² C cont	roller sta	ate. If se	t, the cor	ntroller is	idle;
										e controll				,		,
	4		ARBL	sт	R	r	0	Δrhit	tration L	ost						
	7			01			U									
									•	cifies the otherwise.					e controll	ler lost
								arbit						auon.		

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Writes

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		· ·	rese	rved			1	1	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I		, ,	res	erved			I		I	ACK	STOP	START	RUN
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:4		reserv	ved	W	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3		ACI	ĸ	W	0	0	Data	a Acknow	vledge E	nable					
									-			ata byte t oding in T		0		natically
	2		STC	P	W	0	0	Gen	erate ST	ΓOP						
										auses the Table 13	-	ation of th age 316.	he STOF	P condition	on. See f	ïeld

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 13-3 on page 316.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 13-3 on page 316.

 Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	1
ldle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.
Master Transmit	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	1
Master Receive	х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1 0 1			1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	berations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C	Master	Data (I	2CMDF	R)												
Offse	t 0x008		002.0000													
Туре	R/W, rese	et uxuuuu	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved				1			•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					ſ	ſ	D/	ATA	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	vide nould be
	7:0		DAT	A	R/	N	0x00	Data	a Transfe	erred						
								Data	a transfe	rred duri	na trans	action				
								2010								

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

Offse	t 0x00C	base: 0x4														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1						rese	rved	1		1	1	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	RO	RO	RO	RO 0	RO 0	RO
Reset	U	U	0	0	0	0	U	0	U	U	0	U	U	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese						•			I	•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							R/W 0	R/W 0	R/W 1
	31:8 7:0		Nam reserv TPF	/ed	Ty R R/	0	Reset 0x00 0x1	T T T T T T T T T T T T T T T T T T T						a reserv on.	•	
								SCL whe	_	2*(1 -	+ TPR)	* (SCL_]	LP + SC	CL_HP)*	CLK_PF	D
								SCL	_prd is	the SCL	line peri	iod (I ² C (clock).			
								TPR	is the Ti	imer Peri	iod regis	ter value	e (range	of 1 to 2	55).	
								SCL	_LP is th	ne SCL L	ow perio	od (fixed	at 6).			
								SCL	_HP is th	ne SCL H	ligh peri	od (fixed	1 at 4).			

I2C Master Interrupt Mask (I2CMIMR)

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	/laster 0 b et 0x010 R/W, rese		4002.0000 0.0000		-											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved			1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					· ·		•	reserved					 			ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Туј	ре	Reset	Des	cription							
	31:1		reser	reserved RO			0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	0		IM		R/	W	0	Inter	rrupt Ma	sk						
								This	bit cont	rols whe	ther a ra	aw interru	pt is pro	moted to	o a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000

	t 0x014 RO, rese	t 0x0000.	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved						I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l	•	•			1		reserved							•	RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	Bit/FieldNameTypeReset31:1reservedRO0x00							com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	0		RIS	6	R	0	0	Raw	/ Interrup	ot Status						
									•		raw inte an interru	•			0,	

not pending.

November 14, 2008

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

22

21

20

19

18

17

16

This register specifies whether an interrupt was signaled.

I2C Master 0 base: 0x4002.0000 Offset 0x018 Type RO, reset 0x0000.0000		
31 30 29 28 27 26 25	24	23

reserved													1			
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	I	1	1	I		1 1		1			1 1		1	1		
							reserved								MIS	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name			Reset	Des	Description								
31:1 reserved			R	C	0x00	2						•				
0			MIS		RO		Masked Interrupt Status									
							This	bit spec	ifies the r	aw inter	rupt state	e (after m	naskina)	of the l^2	Cmaster	
	0 15 RO 0 Bit/Field 31:1	0 0 15 14 RO RO 0 0 Bit/Field 31:1	0 0 0 15 14 13 RO RO RO 0 0 0 Bit/Field Nan 31:1 reser	0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 Bit/Field Name 31:1 reserved	0 0 0 0 0 0 15 14 13 12 11 R0 R0 R0 R0 R0 0 0 0 0 0 Bit/Field Name Type 31:1 reserved R0	0 0 0 0 0 0 15 14 13 12 11 10 R0 RO RO RO RO 0 0 0 0 0 0 Bit/Field Name Type 31:1 reserved RO	0 0 0 0 0 0 0 15 14 13 12 11 10 9 R0 R0 R0 R0 R0 0 0 0 Bit/Field Name Type Reset 31:1 reserved RO 0x00	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<>	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>	

This bit specifies the raw interrupt state (after masking) of the l^2C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C M Offse		ase: 0x	upt Clear 4002.0000 0.0000	(I2CMI	CR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1	1			1 1	rese	rved			T	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[reserved											1	IC					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription									
31:1			reser	RO		0x00	com	Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•				
0			IC		WO		0	Interrupt Clear										
								This	This bit controls the clearing of the raw interrupt. A write of 1 clears the									

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

I2C Master Configuration (I2CMCR)

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C M Offse		ase: 0x4	002.0000 0.0000	(1201010														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved														•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved								SFE MFE reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0		
B	lit/Field		Nam	ne	Ту	ре	Reset	Description										
31:6			reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.						•			
	5 SFE			Ē	R/W		0	This	I ² C Slave Function Enable This bit specifies whether the interface may operate in Slave mode. If set, Slave mode is enabled; otherwise, Slave mode is disabled.									
4			MFI	E	R/	R/W 0			I ² C Master Function Enable									
								set,	This bit specifies whether the interface may operate in Master more set, Master mode is enabled; otherwise, Master mode is disabled the interface clock is disabled.									
3:1			reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0			LPBK			0	l ² C	Loopbac	k								
								This bit specifies whether the interface is operating normally or in Loopback mode. If set, the device is put in a test mode loopback configuration; otherwise, the device operates normally.										

November 14, 2008

13.6 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 312.

I2C Slave Own Address (I2CSOAR)

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

Offse	Blave 0 ba t 0x000 R/W, rese				,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1		· · ·		, ,	rese	rved		1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1		reserved		1 I		1		I	1	OAR	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	Ie	Тур	ре	Reset	Des	cription							
	31:7	1:7 reserved		R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•		
	6:0		OAF	२	R/	N	0x00	I ² C	Slave Ov	wn Addre	ess					
									This field specifies bits A6 through A0 of the slave address.							

November 14, 2008

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the I²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I²C device has received a data byte from an I²C master. Read one data byte from the I²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I²C device is addressed as a Slave Transmitter. Write one data byte into the I²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Reads

I2C S Offse	I2C Slave Control/Status (I2CSCSR) I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reserved		1		r	i -	1	FBR	TREQ	RREQ
Type RO R										RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Field Name Type Reset Description																
	Bit/Field 31:3		reserved		R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a resolution of a resolutio	a reserv		vide hould be
	2		FBF	२	R	0	0	First Byte Received								
								This	bit is on	y valid w	hen the	RREQ bit		d is auto		eceived. / cleared
							Note: This bit is not used for slave transmit operations.									
	1 TREQ				R	0	0	Trar	nsmit Re	quest						
This bit specif transmit reque transmitter an been written to transmit reque								uests. If ind uses to the I2	set, the l clock sti	I ² C unit I retching	nas been to delay	address the mast	sed as a ter until o	slave data has		

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request
				This bit specifies the status of the I^2C slave with regards to outstanding receive requests. If set, the I^2C unit has outstanding receive data from the I^2C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.


Writes

I2C S Offse	I2C Slave Control/Status (I2CSCSR) I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type WO, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ĩ		1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved		1	I	1 1	T	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		1				r r	reserved			1	1	1		1	DA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:1 reserved RO 0x00 Software show compatibility v preserved acr									with fut	ure prod	ucts, the	e value of	f a reser	•		
	0		DA	L.	W	0	0	Dev	ice Active	е						
								Valu	ue Desc	ription						

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



I2C Slave Interrupt Mask (I2CSIMR)

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	t 0x00C	ase: 0x40 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		1 1	rese	rved			1			ĺ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												1	DATAIM			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0	0 DATAIM R/W			N	0										
								This	bit cont	rols whet	ther the	raw inter	rupt for	data reco	eived ar	id data

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800

	Offset 0x010 Type RO, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	1	,		1 1	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	1				reserved						•	1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	lit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide hould be
	0		DATA	RIS	R	0	0	Data	a Raw In	terrupt S	Status					
								This	bit spec	ifies the	raw inte	rrupt sta	te for da	ta receiv	ved and	data

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I^2C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

	t 0x014 RO, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	1			r r	rese	rved	I		I	1	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T				т т	reserved		1		1	1	ı	1	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		ield Name		Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	f a reserv	•	vide hould be
	0		DATA	MIS	R	0	0	Data	a Maske	d Interru	pt Status	3				
								This	bit spec	ifies the i	nterrupt	state for	data rec	eived an	d data re	equested

This bit specifies the interrupt state for data received and data requested (after masking) of the l^2C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.

Offse	Blave 0 ba t 0x018 WO, rese				·											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1		,		1 1	rese	erved			1			T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		1		1		1	reserved	1					ſ	T	DATAIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	/ed	R	С	0x00	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		DATA	/IC	W	0	0	Data	a Interrup	ot Clear						
								This	bit conti	rols the o	learing	of the ray	w interru	pt for da	ata recei	ved and

This bit controls the clearing of the raw interrupt for data received and data requested. When set, it clears the DATARIS interrupt bit; otherwise, it has no effect on the DATARIS bit value.

I2C Slave Interrupt Clear (I2CSICR)

14 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 335 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

The Stellaris[®] Analog Comparators module has the following features:

- Three independent integrated analog comparators
- Configurable for output to drive an output pin or generate an interrupt
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

14.1 Block Diagram




Figure 14-1. Analog Comparator Module Block Diagram

14.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 14-2 on page 336, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.




Figure 14-2. Structure of Comparator Unit

A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 14-1. Comparator 0 Operating Modes

ACCNTL0	Com	parator 0		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0-	C0+	C0o	yes
01	C0-	C0+	C0o	yes
10	C0-	Vref	C0o	yes
11	C0-	reserved	C0o	yes

Table 14-2	Comparator 1	Operating	Modes
------------	--------------	-----------	-------

ACCNTL1	Com	parator 1		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C1-	C1o/C1+ ^a	C1o/C1+	yes
01	C1-	C0+	C1o/C1+	yes
10	C1-	Vref	C1o/C1+	yes
11	C1-	reserved	C1o/C1+	yes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

Table 14	3. Comparator 2 Operating N	lodes
A O O NITL O	0	

ACCNTL2	Com	parator 2		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2o/C2+ ^a	C2o/C2+	yes
01	C2-	C0+	C2o/C2+	yes
10	C2-	Vref	C2o/C2+	yes
11	C2-	reserved	C2o/C2+	yes

a. C2o and C2+ signals share a single pin and may only be used as one or the other.

14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3 on page 337. This is controlled by a single configuration register (**ACREFCTL**). Table 14-4 on page 337 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 14-3. Comparator Internal Reference Structure




Table 14-4. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=1	RNG=0	Total resistance in ladder is 31 R.
		$V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$
		$V_{RBF} = 0.85 + 0.106 \times VREF$
		The range of internal reference in this mode is 0.85-2.448 V.
	RNG=1	Total resistance in ladder is 23 R.
		$V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$
		$V_{REF} = AV_{DD} \times \frac{VREF}{23}$
		$V_{RBF} = 0.143 \times VREF$
		The range of internal reference for this mode is 0-2.152 V.

14.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

14.4 Register Map

Table 14-5 on page 339 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	340
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	341
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	342
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	343
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	344
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	345
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	344
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	345
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	344
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	345

Table 14-5. Analog Comparators Register Map

14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000 Type R/W1C, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		I I		1 1	rese	nved	I	1	1	1	r	1	
					. <u> </u>											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1		reserved			1	1	1	1	IN2	IN1	INO
									[
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field		Nam	ne	Ту	ne	Reset	Des	cription							
-			nun		' y	pe	Reber	DCO	onption							
	31:3		reserv	/ed	R	0	0x00	Soft	ware sho	ould not	relv on t	he value	of a res	erved bi		vide
	01.0		10001	, ou		0	0,000					ucts, the			•	
												dify-write				
								p.00	0.104 4		044		oporati			
	2		IN2	2	R/W	/1C	0	Com	parator	2 Maske	ed Interr	upt Statu	IS			
									•			•				
											•	tate of th	nis interr	upt. Write	e 1 to thi	s bit to
								clea	r the per	nding inte	errupt.					
								_								
	1		IN1		R/W	/1C	0	Corr	parator	1 Maske	ed Interr	upt Statu	IS			
								Give	s the m	asked in	terrunt s	tate of th	nis interr	int Write	≏ 1 to thi	s hit to
										nding inte	•					5 511 10
								0.00			oup					
	0		INC)	R/W	/1C	0	Corr	parator	0 Maske	ed Interr	upt Statu	IS			
	~								•			•				
											•	tate of th	nis interr	upt. Write	e 1 to thi	s bit to
								clea	r the per	nding inte	errupt.					

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		r i		1 1	rese	rved		i	ı	1 1 1	ľ	i	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reserved				1	1	1	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a rese value of operation	a reserv	•	
	2		IN2	2	R	0	0	Con	nparator	2 Interru	ıpt Statu	s				
								Whe 2.	en set, ind	dicates t	hat an in	terrupt h	as been (generate	d by cor	nparator
	1		IN1	l	R	0	0	Con	nparator	1 Interru	ipt Statu	S				
								Whe 1.	en set, ind	dicates t	hat an in	terrupt h	as been (generate	d by cor	nparator
	0		INC)	R	0	0	Con	nparator	0 Interru	ipt Statu	s				
								Whe 0.	en set, ind	dicates t	hat an in	terrupt h	as been (generate	ed by cor	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparator.

Analog (Comparator	Interrupt Enable	(ACINTEN)
----------	------------	------------------	-----------

Base 0x4003.C000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1				т т	rese	rved	l I		I			l .	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I				reserved		1			1	1	IN2	IN1	INO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	lit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	2		IN2	2	R/	W	0	Con	nparator	2 Interru	ipt Enab	le				
								Whe	en set, ei	nables th	e contro	oller interi	rupt from	the com	parator	2 output
	1		IN1		R/	W	0	Com	nparator	1 Interru	ipt Enab	le				
								Whe	en set, er	nables th	e contro	ller interr	upt from	the com	parator 1	1 output.
	0		INC)	R/	W	0	Com	nparator	0 Interru	ipt Enab	le				
								Whe	en set, er	nables th	e contro	ller interr	upt from	the com	parator () output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x010 Type R/W, reset 0x0000.0000

Type	10,00,1030		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1	1			1	rese	rved	1		I	r	1	r	ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved			EN	RNG		rese	rved	1		VR	l EF	
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
					-		0.00	0.0							-	
	31:10		reserv	ved	R	0	0x00					he value ucts, the			•	
												dify-write				
	9		EN	1	R/	W	0	Res	istor La	lder Ena	ble					
												the resis	tor ladde	er is now	ered on	If 0 the
								resi		er is unp		. If 1, the				
												he interna and prog			sumes th	ne least
	8		RN	G	R/	W	0	Res	istor La	lder Ran	ge					
								The	RNG bit	specifies	the ran	ge of the	resistor	ladder.	If 0, the	resistor
									ler has a stance c		istance	of 31 R. I	lf 1, the i	resistor la	adder ha	is a total
	7:4		reserv	ved	R	0	0x00	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	vide
												ucts, the dify-write			ved bit sl	nould be
	3:0		VRE	ĒF	R/	W	0x00	Res	istor La	der Volta	age Ref					
								an a	analog m	ultiplexe	r. The v	e resisto oltage co e availabl	rrespon	ding to th	ne tap po	osition is
											•			•		

14-4 on page 337 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Base Offse	0x4003.0 t 0x020	-		s 0 (AC	STAT0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ſ	I	Î	1		r r	rese	rved			i i		1		Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Ì	Ì	1 1		reser	ved				1		Ì	OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:2		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	1 OVAL RO 0 Comparator Output Valu					/alue										
The OVAL bit sp			t specifie	es the cu	irrent out	put valu	e of the	compara	ator.							
	0 reserved RO 0		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.												

November 14, 2008

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.


Base Offse	log Cor 0x4003.0 t 0x024 R/W, rese	0000		ol 0 (AC	CCTL0)													
71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1		1		i	1	1 1	rese	rved	1	1	1		1	Î	'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			AS	RCP		rese	erved	1	ISLVAL	IS	EN	CINV	reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	et Description										
	31:11		reserv	ved	R	0	0x00	0x00 Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit sl preserved across a read-modify-write operation.										
	10:9		ASR	CP	R	W	0x00	Ana	log Sou	rce Posit	ive							
									The ASRCP field specifies the source of input voltage to the VIN+ termina of the comparator. The encodings for this field are as follows:									
								Valu	ue Fund	ction								
								0x0	Pinv	/alue								
								0x1	Pinv	alue of (C0+							
								0x2	Inter	nal volta	ge refer	ence						
								0x3	Rese	erved								
	8:5		reserv	ved	R	0	0	0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.										
	4		ISLV	AL	R	W	0	Inter	rupt Se	nse Leve	l Value							
								an ir com	nterrupt parator	if in Leve	el Sense Low. O	e sense v mode. If therwise,	0, an in	errupt is	genera	ted if the		

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

15 Pin Diagram

The LM3S600 microcontroller pin diagram is shown below.

Figure 15-1. 48-Pin QFP Package Pin Diagram



16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 on page 348 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 on page 350 lists the signals in alphabetical order by signal name.

Table 16-3 on page 352 groups the signals by functionality, except for GPIOs. Table 16-4 on page 353 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
1	PE5	I/O	TTL	GPIO port E bit 5	
	CCP5	I/O	TTL	Capture/Compare/PWM 5	
2	PE4	I/O	TTL	GPIO port E bit 4	
	CCP3	I/O	TTL	Capture/Compare/PWM 3	
3	PE3	I/O	TTL	GPIO port E bit 3	
	CCP1	I/O	TTL	Capture/Compare/PWM 1	
4	PE2	I/O	TTL	GPIO port E bit 2	
	CCP4	I/O	TTL	Capture/Compare/PWM 4	
5	RST	I	TTL	System reset input.	
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.	
7	VDD	-	Power	Positive supply for I/O and some logic.	
8	GND	-	Power	Ground reference for logic and I/O pins.	
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.	
10	OSC1	0	Analog	Main oscillator crystal output.	
11	PC7	I/O	TTL	GPIO port C bit 7	
	C2-	I	Analog	Analog comparator 2 negative input	
12	PC6	I/O	TTL	GPIO port C bit 6	
	C2+	I	Analog	Analog comparator positive input	
	C20	0	TTL	Analog comparator 2 output	
13	PC5	I/O	TTL	GPIO port C bit 5	
	C1+	I	Analog	Analog comparator positive input	
	Clo	0	TTL	Analog comparator 1 output	
14	PC4	I/O	TTL	GPIO port C bit 4	
15	VDD	-	Power	Positive supply for I/O and some logic.	
16	GND	-	Power	Ground reference for logic and I/O pins.	
17	PAO	I/O	TTL	GPIO port A bit 0	
	UORx	I	TTL	UART module 0 receive	

Table 16-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
18	PA1	I/O	TTL	GPIO port A bit 1	
	UOTx	0	TTL	UART module 0 transmit	
19	PA2	I/O	TTL	GPIO port A bit 2	
	SSIClk	I/O	TTL	SSI clock	
20	PA3	I/O	TTL	GPIO port A bit 3	
	SSIFss	I/O	TTL	SSI frame	
21	PA4	I/O	TTL	GPIO port A bit 4	
	SSIRx		TTL	SSI module 0 receive	
22	PA5	I/O	TTL	GPIO port A bit 5	
	SSITx	0	TTL	SSI module 0 transmit	
23	VDD	-	Power	Positive supply for I/O and some logic.	
24	GND	-	Power	Ground reference for logic and I/O pins.	
25	PDO	I/O	TTL	GPIO port D bit 0	
26	PD1	I/O	TTL	GPIO port D bit 1	
27	PD2	I/O	TTL	GPIO port D bit 2	
	UlRx		TTL	UART module 1 receive.	
28	PD3	I/O	TTL	GPIO port D bit 3	
	UlTx	0	TTL	UART module 1 transmit.	
29	PB0	I/O	TTL	GPIO port B bit 0	
30	PB1	I/O	TTL	GPIO port B bit 1	
31	GND	-	Power	Ground reference for logic and I/O pins.	
32	VDD	-	Power	Positive supply for I/O and some logic.	
33	PB2	I/O	TTL	GPIO port B bit 2	
	I2CSCL	I/O	OD	I2C module 0 clock	
34	PB3	I/O	TTL	GPIO port B bit 3	
	I2CSDA	I/O	OD	I2C module 0 data	
35	PEO	I/O	TTL	GPIO port E bit 0	
36	PE1	I/O	TTL	GPIO port E bit 1	
37	PC3	I/O	TTL	GPIO port C bit 3	
	TDO	0	TTL	JTAG TDO and SWO	
	SWO	0	TTL	JTAG TDO and SWO	
38	PC2	I/O	TTL	GPIO port C bit 2	
	TDI	1	TTL	JTAG TDI	
39	PC1	I/O	TTL	GPIO port C bit 1	
	TMS	I/O	TTL	JTAG TMS and SWDIO	
	SWDIO	I/O	TTL	JTAG TMS and SWDIO	
40	PC0	I/O	TTL	GPIO port C bit 0	
	TCK		TTL	JTAG/SWD CLK	
	SWCLK	I	TTL	JTAG/SWD CLK	
41	PB7	I/O	TTL	GPIO port B bit 7	
	TRST	I	TTL	JTAG TRSTn	

Pin Number	Pin Name	Pin Type	Buffer Type	Description
42	PB6	I/O	TTL	GPIO port B bit 6
	C0+	1	Analog	Analog comparator 0 positive input
43	PB5	I/O	TTL	GPIO port B bit 5
	C1-	1	Analog	Analog comparator 1 negative input
44	PB4	I/O	TTL	GPIO port B bit 4
	C0-	1	Analog	Analog comparator 0 negative input
45	PD4	I/O	TTL	GPIO port D bit 4
	CCP0	I/O	TTL	Capture/Compare/PWM 0
46	PD5	I/O	TTL	GPIO port D bit 5
	CCP2	I/O	TTL	Capture/Compare/PWM 2
47	PD6	I/O	TTL	GPIO port D bit 6
48	PD7	I/O	TTL	GPIO port D bit 7
	COo	0	TTL	Analog comparator 0 output

Table 16-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
C0+	42	I	Analog	Analog comparator 0 positive input	
C0-	44	I	Analog	Analog comparator 0 negative input	
COo	48	0	TTL	Analog comparator 0 output	
C1+	13	I	Analog	Analog comparator positive input	
C1-	43	I	Analog	Analog comparator 1 negative input	
Clo	13	0	TTL	Analog comparator 1 output	
C2+	12	I	Analog	Analog comparator positive input	
C2-	11	I	Analog	Analog comparator 2 negative input	
C2o	12	0	TTL	Analog comparator 2 output	
CCP0	45	I/O	TTL	Capture/Compare/PWM 0	
CCP1	3	I/O	TTL	Capture/Compare/PWM 1	
CCP2	46	I/O	TTL	Capture/Compare/PWM 2	
CCP3	2	I/O	TTL	Capture/Compare/PWM 3	
CCP4	4	I/O	TTL	Capture/Compare/PWM 4	
CCP5	1	I/O	TTL	Capture/Compare/PWM 5	
GND	8	-	Power	Ground reference for logic and I/O pins.	
GND	16	-	Power	Ground reference for logic and I/O pins.	
GND	24	-	Power	Ground reference for logic and I/O pins.	
GND	31	-	Power	Ground reference for logic and I/O pins.	
I2CSCL	33	I/O	OD	I2C module 0 clock	
I2CSDA	34	I/O	OD	I2C module 0 data	
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.	
OSC0	9	I	Analog Main oscillator crystal input or an external clock reference input.		
OSC1	10	0	Analog	Main oscillator crystal output.	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PAO	17	I/O	TTL	GPIO port A bit 0
PA1	18	I/O	TTL	GPIO port A bit 1
PA2	19	I/O	TTL	GPIO port A bit 2
PA3	20	I/O	TTL	GPIO port A bit 3
PA4	21	I/O	TTL	GPIO port A bit 4
PA5	22	I/O	TTL	GPIO port A bit 5
PBO	29	I/O	TTL	GPIO port B bit 0
PB1	30	I/O	TTL	GPIO port B bit 1
PB2	33	I/O	TTL	GPIO port B bit 2
PB3	34	I/O	TTL	GPIO port B bit 3
PB4	44	I/O	TTL	GPIO port B bit 4
PB5	43	I/O	TTL	GPIO port B bit 5
PB6	42	I/O	TTL	GPIO port B bit 6
PB7	41	I/O	TTL	GPIO port B bit 7
PCO	40	I/O	TTL	GPIO port C bit 0
PC1	39	I/O	TTL	GPIO port C bit 1
PC2	38	I/O	TTL	GPIO port C bit 2
PC3	37	I/O	TTL	GPIO port C bit 3
PC4	14	I/O	TTL	GPIO port C bit 4
PC5	13	I/O	TTL	GPIO port C bit 5
PC6	12	I/O	TTL	GPIO port C bit 6
PC7	11	I/O	TTL	GPIO port C bit 7
PDO	25	I/O	TTL	GPIO port D bit 0
PD1	26	I/O	TTL	GPIO port D bit 1
PD2	27	I/O	TTL	GPIO port D bit 2
PD3	28	I/O	TTL	GPIO port D bit 3
PD4	45	I/O	TTL	GPIO port D bit 4
PD5	46	I/O	TTL	GPIO port D bit 5
PD6	47	I/O	TTL	GPIO port D bit 6
PD7	48	I/O	TTL	GPIO port D bit 7
PEO	35	I/O	TTL	GPIO port E bit 0
PE1	36	I/O	TTL	GPIO port E bit 1
PE2	4	I/O	TTL	GPIO port E bit 2
PE3	3	I/O	TTL	GPIO port E bit 3
PE4	2	I/O	TTL	GPIO port E bit 4
PE5	1	I/O	TTL	GPIO port E bit 5
RST	5	Ι	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock
SSIFss	20	I/O	TTL	SSI frame
SSIRx	21	I	TTL	SSI module 0 receive
SSITx	22	0	TTL	SSI module 0 transmit
SWCLK	40	Ι	TTL	JTAG/SWD CLK

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO	
SWO	37	0	TTL	JTAG TDO and SWO	
TCK	40	I	TTL	JTAG/SWD CLK	
TDI	38	I	TTL	JTAG TDI	
TDO	37	0	TTL	JTAG TDO and SWO	
TMS	39	I/O	TTL	JTAG TMS and SWDIO	
TRST	41	I	TTL	JTAG TRSTn	
UORx	17	I	TTL	UART module 0 receive	
UOTx	18	0	TTL	UART module 0 transmit	
UlRx	27	I	TTL	UART module 1 receive.	
UlTx	28	0	TTL	UART module 1 transmit.	
VDD	7	-	Power	Positive supply for I/O and some logic.	
VDD	15	-	Power	Positive supply for I/O and some logic.	
VDD	23	-	Power Positive supply for I/O and some logic.		
VDD	32	-	Power	Positive supply for I/O and some logic.	

Table 16-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	42	I	Analog	Analog comparator 0 positive input
Comparators	C0-	44	I	Analog	Analog comparator 0 negative input
	C0o	48	0	TTL	Analog comparator 0 output
	C1+	13	I	Analog	Analog comparator positive input
	C1-	43	I	Analog	Analog comparator 1 negative input
	C10	13	0	TTL	Analog comparator 1 output
	C2+	12	I	Analog	Analog comparator positive input
	C2-	11	I	Analog	Analog comparator 2 negative input
	C20	12	0	TTL	Analog comparator 2 output
General-Purpose	CCP0	45	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	3	I/O	TTL	Capture/Compare/PWM 1
	CCP2	46	I/O	TTL	Capture/Compare/PWM 2
	CCP3	2	I/O	TTL	Capture/Compare/PWM 3
	CCP4	4	I/O	TTL	Capture/Compare/PWM 4
	CCP5	1	I/O	TTL	Capture/Compare/PWM 5
12C	I2CSCL	33	I/O	OD	I2C module 0 clock
	I2CSDA	34	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	40	I	TTL	JTAG/SWD CLK
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
	SWO	37	0	TTL	JTAG TDO and SWO
	TCK	40	I	TTL	JTAG/SWD CLK
	TDI	38	I	TTL	JTAG TDI
	TDO	37	0	TTL	JTAG TDO and SWO
	TMS	39	I/O	TTL	JTAG TMS and SWDIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.
	VDD	7	-	Power	Positive supply for I/O and some logic.
	VDD	15	-	Power	Positive supply for I/O and some logic.
	VDD	23	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
SSI	SSIClk	19	I/O	TTL	SSI clock
	SSIFss	20	I/O	TTL	SSI frame
	SSIRx	21	I	TTL	SSI module 0 receive
	SSITx	22	0	TTL	SSI module 0 transmit
System Control & Clocks	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Main oscillator crystal output.
	RST	5	I	TTL	System reset input.
	TRST	41	I	TTL	JTAG TRSTn
UART	UORx	17	I	TTL	UART module 0 receive
	UOTx	18	0	TTL	UART module 0 transmit
	UlRx	27	I	TTL	UART module 1 receive.
	UlTx	28	0	TTL	UART module 1 transmit.

Table 16-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PBO	29		
PB1	30		
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C1+	Clo
PC6	12	C2+	C2o
PC7	11	C2-	
PDO	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PD4	45	CCP0	
PD5	46	CCP2	
PD6	47		
PD7	48	COo	
PEO	35		
PE1	36		
PE2	4	CCP4	
PE3	3	CCP1	
PE4	2	CCP3	
PE5	1	CCP5	

17 Operating Characteristics

Table 17-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C

a. Maximum storage temperature is 150°C.

Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ _{JA}	50	°C/W
Average junction temperature ^b	TJ	$T_A + (P_AVG \bullet \Theta_JA)$	°C
Maximum junction temperature	T _{JMAX}	115 c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T_{JMAX} calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 383 of the data sheet.

18 Electrical Characteristics

18.1 DC Characteristics

18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 18-1. Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V _{IN}	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

18.1.2 Recommended DC Operating Conditions

Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	Supply voltage		3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage		-	-	V
V _{OL}	Low-level output voltage		-	0.4	V
I _{ОН}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3. LDO Regulator Characteristics

Parameter	Parameter Name		Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

18.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- Temperature = 25°C

Table 18-4. Detailed Power Specifications

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I _{DD_RUN}	Run mode 1 (Flash loop)	LDO = 2.50 V	95	110	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	60	75	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
	Run mode 1 (SRAM loop)	LDO = 2.50 V	85	95	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (SRAM loop)	LDO = 2.50 V	50	60	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
I _{DD_SLEEP}	Sleep mode	LDO = 2.50 V	19	22	mA
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
		Peripherals = All OFF			
		System Clock = MOSC/16			

18.1.5 Flash Memory Characteristics

Table 18-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

18.2 AC Characteristics

18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 18-1. Load Conditions



18.2.2 Clocks

Table 18-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 18-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal oscillator frequency	7	12	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	50	MHz
f _{system_clock}	System clock	0	-	50	MHz

18.2.3 JTAG and Boundary Scan

Table 18-8. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
_		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns






Figure 18-3. JTAG Test Access Port (TAP) Timing





Figure 18-4. JTAG TRST Timing



18.2.4 Reset

Table 18-9. Re	eset Characteristics
----------------	----------------------

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	15	-	30	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 * t _{MOSC_per}

Figure 18-5. External Reset Timing (RST)




Figure 18-6. Power-On Reset Timing




Figure 18-7. Brown-Out Reset Timing




Figure 18-8. Software Reset Timing




Figure 18-9. Watchdog Reset Timing





Figure 18-10. LDO Reset Timing



18.2.5 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

Table 18-10. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

18.2.6 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	0.5	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	0.5	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Table 18-11. SSI Characteristics

Figure 18-11. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 18-12. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 18-13. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

18.2.7 Inter-Integrated Circuit (I²C) Interface

Table 18-12.	I ² C	Characteristics
--------------	------------------	-----------------


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	I2CSCL/I2CSDA rise time (V _{IL} =0.5 V to V _{IH} =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	<code>I2CSCL/I2CSDA</code> fall time (V _{IH} =2.4 V to V $_{\rm IL}$ =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
l9 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 18-14. I²C Timing



18.2.8 Analog Comparator

Table 18-13. Analog Comparator Characteristics


Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{os}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 18-14. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

19 Package Information

Figure 19-1. 48-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length "L" is measured at gage plane 0.25 mm above seating plane.

4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

Symbol	Packag	је Туре	Note					
	48LD	LQFP						
	MIN	MAX						
Α	-	1.60						
A ₁	0.05	0.15						
A ₂	-	1.40						
D	9.	00						
D ₁	7.	00						
E	9.	00						
E ₁	7.	00						
L	0.0	60						
е	0.	50						
b	0.:	22						
theta	0° -	- 7°						
ddd	0.0	08						
ССС	0.08							
JEDEC F	JEDEC Reference Drawing							
Variat	Variation Designator							

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 263 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 371).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

												·			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	Control														
	100F.E000														
DID0, type	e RO, offset	t 0x000, res	et -												
		VER													
				JOR							MIN	NOR			
PBORCTL	, type R/W	, offset 0x0	30, reset 0	x0000.7FFI	D										
						BOI	RTIM							BORIOR	BORWT
LDOPCTL	., type R/W,	offset 0x03	34, reset 0	x0000.0000											
	DO - M - A	0.050	4 00000 0									VA	DJ		
RIS, type	RO, offset	0x050, rese	t 0x0000.0	0000											
									DI LI DIO		105010	MOEDIO	1 DODIO	DODDIO	
110 6	DAN	0.054							PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
iwic, type	R/W, OTSEI	t 0x054, res	et 0x0000												
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC two	e R/M1C ~	ffset 0x058	resot for	000 0000						GEIIVI			LDOIN	BOKIN	FLLFIN
moo, typ	- N/W IC, 0	11301 02030	, reset uxt												
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC. tvn	e R/W. offs	set 0x05C, r	reset -						· LLLIVIIO	02000			22000	2010/0	
11200, 136			0001												
										LDO	SW	WDT	BOR	POR	EXT
RCC. type	R/W. offse	et 0x060, res	set 0x0780).3AC0							-				
	,			ACG		SYS	SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER		XT	AL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	ffset 0x064,	reset -	1											
0	D			1		F							R		
DSLPCLK	CFG, type	R/W, offset	0x144, res	set 0x0780.	0000										
															IOSC
CLKVCLR	R, type R/W,	offset 0x1	50, reset 0	x0000.0000)										
															VERCLR
LDOARST	ſ, type R/W,	offset 0x16	60, reset 0	x0000.0000)										-
															LDOARST
DID1, type	e RO, offset	t 0x004, res	et -												
	VE	ER			E	AM					PAR	TNO			
									TEMP		PI	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, rese	et 0x001F.	000F											
							SRA	MSZ							
							FLAS	HSZ							
DC1, type	RO, offset	0x010, rese	et 0x0000.	309F											
	MINS	YSDIV						MPU			PLL	WDT	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, rese	et 0x0707.	1013											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC3, type	RO, offset	0x018, res	et 0xBF00.7	7FC0				1	1			1			
32KHZ		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0								
	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	COMINUS						
DC4, type	RO, offset	0x01C, res	et 0x0000.0	001F								1			
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	/pe R/W, of	fset 0x100	, reset 0x00	000040											
												WDT			
SCGC0, ty	/pe R/W, of	fset 0x110,	reset 0x00	000040											
												WDT			
DCGC0, ty	/pe R/W, of	fset 0x120	, reset 0x00	000040											
												WDT			
RCGC1, ty	pe R/W, of	fset 0x104	, reset 0x00	000000											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
SCGC1, ty	/pe R/W, of	fset 0x114,	reset 0x00	000000	_							-	-		
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
DCGC1, ty	pe R/W, of	fset 0x124	, reset 0x00	000000											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
RCGC2, ty	pe R/W, of	fset 0x108	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, ty	/pe R/W, of	fset 0x118,	reset 0x00	000000											
											_				
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, ty	/pe R/W, of	fset 0x128	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, ty	vpe R/W, of	fset 0x040,	reset 0x00	000000											
												14/5-5			
												WDT			
SRCR1, ty	/pe R/W, of	rset 0x044,	reset 0x00	00000	001156	00117	001-54						-	TIL (TIN -
			1202		COMP2	COMP1	COMP0				0010		TIMER2	TIMER1	
	me D/M	Fact 0-040	I2C0	000000							SSI0			UART1	UART0
SRUR2, ty	vpe k/w, of	iset uxu48,	reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
											GPIUE		GFIUC	GFIUB	GPIUA
	Memor														
	egisters		Control	Uffset)											
			set 0x0000.	0000											
гила, туре	rt/W, Offse	. uxuuu, re	Set UXUUUO.	.0000											
								OFFSET							
	D/W offer	+ 0×004	ent Ox0000	0000				OFSET							
	RIVIN, ONSE	. 0.0004, re	set 0x0000.					TA							
11D, 1990															

31										21	20				
15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	5	4	19 3	18	17 1	16 0
			set 0x0000		10	Ŭ	0		Ŭ	Ū		-	-		Ŭ
	, 000						WR	KEY							
												COMT	MERASE	ERASE	WRIT
FCRIS, typ	e RO, offs	et 0x00C, r	eset 0x000	0.0000											
														PRIS	ARIS
FCIM, type	R/W, offse	et 0x010, re	eset 0x0000	0.0000			1	1				1			
														PMASK	AMAS
FCMISC, t	ype R/W1C	, offset 0x	014, reset 0	x0000.000	0			-							
														PMISC	AMIS
	Memory														
			n Contro	ol Offset)										
	00F.E000														
USECRL,	type R/W, o	offset 0x14	0, reset 0x3	31											
											, 10	SEC			
		feat Av120	, reset 0x80					1			03				
rivirk⊑, ty		ISEL 0X 130,	, reset uxou	00.FFFF			PEAD	ENABLE							
								ENABLE							
EMPPE, tv	ne R/W. off	fset 0x134	reset 0x00	00.FFFF											
	po , o .						DDOO								
							PRUG								
GPIO Poi GPIO Poi GPIO Poi GPIO Poi	rt A base: rt B base: rt C base: rt D base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7	000 000 000	(GPIOs)			ENABLE ENABLE							
GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi	rt A base: rt B base: rt C base: rt D base: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000												
GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi	rt A base: rt B base: rt C base: rt D base: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000												
GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi	rt A base: rt B base: rt C base: rt D base: rt E base: rt E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 000								D	 4TA			
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x0	000 000 000 000 000	9×0000.000							D	ATA			
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x0	000 000 000 000 000 000, reset 0	9×0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x0	000 000 000 000 000, reset 0 0, reset 0x0	0x0000.000								ATA			
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIODATA	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x0	000 000 000 000 000 000, reset 0	0x0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 2, offset 0x0	000 000 000 000 000, reset 0 0, reset 0x0	0x0000.000							C	DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x40	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00	x0000.000							C				
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x40	000 000 000 000 000, reset 0 0, reset 0x0	x0000.000							C	DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIODIR,	rt A base: rt B base: rt C base: rt D base: rt E base: A, type R/W, c type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x40 offset 0x40	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00	x0000.000								DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, GPIOIS, ty	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404, fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0)×0000.000 0000.0000 000.0000								DIR DIR IS			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, GPIOIS, ty GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404, fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00)×0000.000 0000.0000 000.0000								DIR DIR IS			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, ty GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404, fset 0x404,	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0)×0000.000 0000.0000 000.0000							2 2 1	DIR DIR IS			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIS, ty	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 7, offset 0x40 0 ffset 0x404, offset 0x404, ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x00 reset 0x00 8, reset 0x0	x0000.000							2 2 1	IR IR IS BE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIS, ty	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 7, offset 0x40 0 ffset 0x404, offset 0x404, ffset 0x404	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	x0000.000							2 2 1	IR IR IS BE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIS, ty	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 7, offset 0x40 0 ffset 0x404, offset 0x404, ffset 0x404	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	x0000.000								IR IR IS BE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, ty GPIOIBE, GPIOIBE, GPIOIEV, t	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4002.4 ; offset 0x400 ; offset 0x400 ; fiset 0x404, ; fiset 0x404, ; fiset 0x404, ; fiset 0x404	000 000 000 000 000 000 00, reset 0x0 reset 0x00 8, reset 0x0 C, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000								I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, ty GPIOIBE, GPIOIBE, GPIOIEV, t	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4002.4 ; offset 0x400 ; offset 0x400 ; fiset 0x404, ; fiset 0x404, ; fiset 0x404, ; fiset 0x404	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000								I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIODATA GPIODATA GPIODATA GPIOIBE, GPIOIBE, GPIOIBE, GPIOIBE,	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4002.4 ; offset 0x400 ; offset 0x400 ; fiset 0x404, ; fiset 0x404, ; fiset 0x404, ; fiset 0x404	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	Dx0000.000 D0000.0000 D000.0000 D000.0000 D000.0000 D000.0000 D000.0000								I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIODATA GPIODATA GPIOIR, ty GPIOIBE, GPIOIEV, t GPIOIEV, t	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404, ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x410	000 000 000 000 000 000 000 000 000 reset 0x0 8, reset 0x0 6, reset 0x0 c, reset 0x0	x0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								 S 			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIR, ty GPIOIBE, GPIOIBE, GPIOIEV, t GPIOIR, ty	rt A base: rt B base: rt C base: rt C base: rt E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 ; offset 0x40 ; offset 0x404 ; fset 0x404, ; fset 0x404 ; fset 0x404 ; fset 0x404 ; fset 0x410	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00	x0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								 IR S S BE EV 			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIOICR, ty	ype W1C,	offset 0x4	1C, reset 0>	x0000.0000											
											I	С			
PIOAFSEI	L, type R/	W, offset 0	x420, reset	-											
											AF	SEL			
PIODR2R,	, type R/W	/, offset 0x	500, reset 0	0x0000.00FI	-										
												 RV2			
	tupo P/M		504 reset (0x0000.0000	<u>۱</u>						Dr	Χν Ζ			
FIODR4R,	, туре к/м	, onset ox	.504, Teset C		,										
											DF	 RV4			
PIODR8R.	. type R/W	/. offset 0x	508. reset 0	0x0000.000)										
,	/ 31 ·	,													
											DF	1 RV8			
PIOODR, 1	type R/W,	offset 0x5	i0C, reset 0	x0000.0000											
											0	DE			
PIOPUR, t	type R/W,	offset 0x5	10, reset 0x	0000.00FF											
											PI	UE			
PIOPDR, t	type R/W,	offset 0x5	14, reset 0x	<0000.0000											
								_							
											PI	DE			
PIOSLR, t	type R/W,	offset 0x5	18, reset 0x	0000.0000											
											9	 RL			
	tupo P/M	offect 0x5	1C reset 0	x0000.00FF											
FIODEN, I	type N/vv,	Unset 0x5	ic, leset of												
											D	l EN			
PIOPeriph	hID4. tvpe	RO. offse	t 0xFD0. res	set 0x0000.0	0000			1							
	7.31	-,													
											PI	D4			
PIOPeriph	hID5, type	RO, offse	t 0xFD4, res	set 0x0000.	0000			1							
											PI	D5			
PIOPeriph	hID6, type	RO, offse	t 0xFD8, res	set 0x0000.	0000										
											PI	D6			
PIOPeriph	hID7, type	RO, offse	t 0xFDC, res	set 0x0000.	0000										
											PI	D7			
PIOPeriph	nID0, type	RO, offse	t 0xFE0, res	set 0x0000.0	0061										
												D0			
DIOD	hID4 . 4	PO -#			000						PI	D0			
FIOPeriph	поп, туре	RU, Offse	UXFE4, res	set 0x0000.(000										
											DI	 D1			
PIOPorinh	hID2 type	RO offer	t 0xFE8_ros	set 0x0000 (018						C1	- 1			
. ioi enpi		, 01150													
											PI	 D2			
PIOPeriph	hID2, type	RO, offse	t 0xFE8, res	set 0x0000.0	0018						PI	D2			

				07		05						10	40	47	40
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPIOPerip	phID3, type	RO, offset	t 0xFEC, re	set 0x0000	.0001										
											PI	D3			
SPIOPCel	IIID0, type R	O, offset	0xFF0, rese	et 0x0000.0	00D										
											CI	D0			
GPIOPCel	IIID1, type R	O, offset	0xFF4, rese	et 0x0000.0	0F0	-						-			
											CI	D1			
GPIOPCel	IIID2, type R	O, offset	0xFF8, rese	et 0x0000.0	005										
											CI	D2			
GPIOPCel	IIID3, type R	O, offset	0xFFC, rese	et 0x0000.0	00B1										
											CI	D3			
Genera	I-Purpos	e Timer	s												
	ase: 0x400		J.												
Timer1 b	ase: 0x400	3.1000													
Fimer2 b	ase: 0x400	3.2000													
GPTMCFO	G, type R/W,	offset 0x	000, reset 0	x0000.000	0	-						-			
														GPTMCFG	i i
GPTMTAN	/IR, type R/V	V, offset 0	x004, reset	0x0000.00	00										
												TAAMS	TACMR	TA	MR
GPTMTP			1												
	MR. type R/V	V. offset 0	x008. reset	0x0000.00	000										
	MR, type R/V	V, offset 0	x008, reset	0x0000.00	000										
	MR, type R/V	V, offset 0	x008, reset	0x0000.00	000							TBAMS	TBCMR	TB	MR
												TBAMS	TBCMR	ТВ	MR
	MR, type R/V _, type R/W,											TBAMS	TBCMR	ТВ	MR
	., type R/W,			x0000.000	0	TRSTALL	TREN		TADMM		DTCEN				
GPTMCTL	., type R/W, TBPWML	offset 0x0	00C, reset 0	x0000.000	0 VENT	TBSTALL	TBEN		TAPWML		RTCEN		TBCMR	TB	MR TAEN
GPTMCTL	., type R/W,	offset 0x0	00C, reset 0	x0000.000	0 VENT	TBSTALL	TBEN		TAPWML		RTCEN				
GPTMCTL	., type R/W, TBPWML	offset 0x0	00C, reset 0	x0000.000	0 VENT				TAPWML		RTCEN	TAE	VENT	TASTALL	TAEN
GPTMCTL	., type R/W, TBPWML	offset 0x0	00C, reset 0	x0000.000	0 VENT	TBSTALL	TBEN		TAPWML		RTCEN				TAEN
GPTMCTL	., type R/W, TBPWML	offset 0x0 offset 0x0	00C, reset 0 118, reset 0	x0000.000 TBE x0000.0000	0 VENT				TAPWML		RTCEN	TAE	VENT	TASTALL	
3PTMCTL 3PTMIMR	, type R/W, TBPWML t, type R/W,	offset 0x0 offset 0x0	00C, reset 0 118, reset 0	x0000.000 TBE x0000.0000	0 VENT				TAPWML		RTCEN	TAE	VENT	TASTALL	TAEN
3PTMCTL 3PTMIMR	, type R/W, TBPWML t, type R/W,	offset 0x0 offset 0x0	00C, reset 0 118, reset 0	x0000.000 TBE x0000.0000	0 VENT D CBEIM	CBMIM			TAPWML		RTCEN	RTCIM	VENT	TASTALL	TATO
gptmctl gptmimr gptmris,	, type R/W, TBPWML t, type R/W,	offset 0x0 offset 0x0 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x	x0000.000 TBE x0000.0000	0 VENT D CBEIM	CBMIM	TBTOIM		TAPWML		RTCEN	RTCIM	CAEIM	TASTALL	TAEN
gptmctl gptmimr gptmris,	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x0 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x	x0000.000 TBE x0000.0000	0 VENT D CBEIM	CBMIM	TBTOIM		TAPWML		RTCEN	RTCIM	CAEIM	CAMIM	TAEN
gptmctl gptmimr gptmris,	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x0 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x	x0000.000 TBE x0000.0000	0 VENT D CBEIM	CBMIM	TBTOIM		TAPWML		RTCEN	RTCIM	CAEIM	CAMIM	TAEN
gptmimr gptmimr gptmris,	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x	x0000.000 TBE x0000.0000 0000.0000	0 VENT CBEIM CBERIS CBERIS	CBMIM	TBTOIM		TAPWML		RTCEN	RTCIM	VENT CAEIM CAERIS	CAMIM	TAEN
gptmimr gptmimr gptmris,	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x	x0000.000 TBE x0000.0000 0000.0000	0 VENT CBEIM CBERIS CBERIS	CBMIM	TBTOIM		TAPWML		RTCEN	RTCIM	VENT CAEIM CAERIS	CAMIM	TAEN
gptmimr gptmimr gptmris,	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x01	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x	x0000.000 TBE x0000.0000 0000.0000	CBERIS CBERIS	CBMIM	TBTOIM TBTORIS TBTOMIS		TAPWML		RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATOR
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0	x0000.000	CBENIS CBENIS CBENIS	CBMIM CBMRIS CBMMIS CBMCINT	TBTOIM TBTORIS TBTOMIS TBTOCINT				RTCEN	RTCIM RTCRIS	VENT CAEIM CAERIS	CAMIM	TATO
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0	x0000.000	CBENIS CBENIS CBENIS	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFFF.FF	•			RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATO
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0	x0000.000	CBENIS CBENIS CBENIS	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL	_RH			RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATOR
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS GPTMICR GPTMTAII	, type R/W, TBPWML R, type R/W, , type RO, o , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0 x028, reset	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000	CBERIS CBERIS CBECINT CBECINT	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFFF.FF	_RH			RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATOR
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS GPTMICR GPTMTAII	, type R/W, TBPWML R, type R/W, , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0 x028, reset	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000	CBERIS CBERIS CBECINT CBECINT	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL	_RH			RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATOR
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS GPTMICR GPTMTAII	, type R/W, TBPWML R, type R/W, , type RO, o , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0x	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0 x028, reset	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000	CBERIS CBERIS CBECINT CBECINT	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL	_RH			RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATO
GPTMCTL GPTMIMR GPTMRIS, GPTMMIS GPTMICR GPTMTAII	, type R/W, TBPWML R, type R/W, , type RO, o , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0x	00C, reset 0 118, reset 0 C, reset 0x 20, reset 0x 024, reset 0 x028, reset	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000	CBERIS CBERIS CBECINT CBECINT	CBMIM CBMRIS CBMMIS CBMCINT	TBTORIS TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL				RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATO
GPTMCTL GPTMIMR GPTMRIS, GPTMNIS GPTMTAII GPTMTBII	, type R/W, TBPWML R, type R/W, , type RO, o , type RO, o	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0 V, offset 0	00C, reset 0 118, reset 0 C, reset 0x 20,	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000 x0000.Ff t 0x0000.Ff	CBERIS CBERIS CBERIS CBERIS	CBMIM CBMRIS CBMMIS CBMCINT mode) and	TBTOIM TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL TAIL		node)		RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATO
GPTMCTL GPTMIMR GPTMRIS, GPTMICR GPTMTAIL	, type R/W, TBPWML R, type R/W, , type RO, o , type RO, o , type W1C, LR, type R/W	offset 0x0 offset 0x01 ffset 0x02 offset 0x02 V, offset 0 V, offset 0	00C, reset 0 118, reset 0 C, reset 0x 20,	x0000.000 TBE x0000.0000 0000.0000 0000.0000 x0000.0000 x0000.Ff t 0x0000.Ff	CBERIS CBERIS CBERIS CBERIS	CBMIM CBMRIS CBMMIS CBMCINT mode) and	TBTOIM TBTORIS TBTOMIS TBTOCINT 0xFFF.FFI TAIL TAIL	LRL LRL FF.FFFF (3	node)		RTCEN	RTCIM RTCRIS	CAERIS CAEMIS	CAMIM	TATOR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTB	MATCHR, ty	/pe R/W, of	fset 0x034	, reset 0x00	00.FFFF										
							TBI	MRL							
GPTMTAF	PR, type R/\	N, offset 0>	x038, reset	0x0000.000	00										
											TAF	PSR			
GPTMTB	PR, type R/	W, offset 0	x03C, rese	t 0x0000.00	00	-		-				-			
											TBI	PSR			
GPTMTAF	PMR, type F	R/W, offset	0x040, res	et 0x0000.0	000										
											TAP	SMR			
GPTMTB	PMR, type F	R/W, offset	0x044, res	et 0x0000.0	000										
								<u> </u>			IBP	SMR			
GPTMTAF	R, type RO,	offset 0x04	48, reset 03	x0000.FFFF	(16-bit mo	de) and 0xl			de)						
								RH							
COTMTO	2 france 120	offeret OvO	10				IF	RL							
GFTWITB	х, туре ко ,	Unset 0x04	40, lesel u	x0000.FFFF											
							тс	 BRL							
NA /-4-1-4															
	log Time 1000.0000														
			000		-										
WDILOA	D, type R/W	, onset ux	uou, reset	0xFFFF.FFF	F										
								Load							
	IE tuno BC) offeet Ov	004 recet				WDI	LUdu							
WDIVAL	JE, type RC	, onset ox	004, 16561	0xFFFF.FFF	F		WDT	Value							
								Value							
WDTCTI	type R/W,	offset 0x00	18 reset Ov	0000 0000			1101	Value							
WDIGIE,	type raw,		0, 16361 07												
														RESEN	INTEN
WDTICR.	type WO, o	offset 0x000	C. reset -	1											
non,	() pc 110, 0		5,10001				WDT	IntClr							
								IntClr							
WDTRIS,	type RO, of	ffset 0x010	, reset 0x0	000.0000									-		
															WDTRIS
WDTMIS,	type RO, o	ffset 0x014	, reset 0x0	0000.0000											
															WDTMIS
WDTTEST	ſ, type R/W,	offset 0x4	18, reset 0	x0000.0000											
							STALL								
WDTLOC	K, type R/W	l, offset 0x	C00, reset	0x0000.000	0										
							WD	FLock							
							WD	FLock							
WDTPerip	ohID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
											PI	D4			
WDTPerip	ohID5, type	RO, offset	0xFD4, res	set 0x0000.	0000										
											PI	D5			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPerip	hID6, type F	RO, offset	0xFD8, res	et 0x0000.	0000			1				1			
											PI	D6			
WDTPerip	hID7, type F	RO, offset	0xFDC, res	et 0x0000.	0000										
											PI	D7			
WDTPerip	hID0, type F	RO, offset	0xFE0, res	et 0x0000.0	0005										
											PI	D0			
WDTPerip	hID1, type F	RO, offset	0xFE4, res	et 0x0000.0	0018			1				1			
											PI	 D1			
WDTPorint	hID2, type F	20 offect	Ovees ros	ot 0x0000 (1018						FI				
WDTFenpi	nibz, type r	to, onset	UNI LO, IES		010										
											Pl	D2			
WDTPerip	hID3, type F	RO, offset	0xFEC, res	et 0x0000.	0001			1							
											PI	D3			
WDTPCell	D0, type R0	D, offset 0	xFF0, reset	t 0x0000.00	00D										
											CI	D0			
WDTPCell	D1, type R0	D, offset 0	xFF4, reset	t 0x0000.00)F0										
											CI	D1			
WDTPCell	D2, type R0	D, offset 0	xFF8, reset	t 0x0000.00	005			1				1			
											CI	D2			
WDTPCell	D3, type R0) offset 0	xFFC reset	t 0x0000 0	0B1						01	02			
WD11 Oell	DO, type itt	5, 011361 0	xi i 0, iese												
											CI	D3			
UART0 ba	al Async ase: 0x400 ase: 0x400	0.C000	s Receiv	vers/Tra	nsmitter	rs (UAR1	ſs)								
UARTDR, t	type R/W, o	ffset 0x00	0, reset 0x0	0000.0000											
				OE	BE	PE	FE				DA	TA			
UARTRSR	UARTECR,	type RO,	offset 0x00)4, reset 0>	c0000.0000	(Reads)									
												05	25	05	
		tune MC	offect Ord	04 10	-0000 0000							OE	BE	PE	FE
UAKIKSR	UARTECR,	type wO,	onset 0x0	u4, reset 0	x0000.0000	(writes)									
												TA			
UARTER t	ype RO, off	set 0x018	. reset 0x00	00.0090							DF				
	, pe 100, 011		,												
								TXFE	RXFF	TXFF	RXFE	BUSY			
), type R/W,	offset 0x	024, reset 0	x0000.000	0			1		1	1	1			
UARTIBRD															
UARTIBRD															
UARTIBRD					-		Dľ	VINT							
	D, type R/W	, offset 0x	(028, reset (0x0000.000	00		DI	VINT							
	D, type R/W	l, offset 0x	(028, reset (0x0000.000	00		יוס								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTLCF	RH, type R/V	V, offset 0	(02C, reset	0x0000.00	00			1							
								SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0:	×0000.0300)										
						RXE	TXE	LBE							UARTEN
UARTIFL	S, type R/W,	offset 0x0)34, reset 0	x0000.001	2										
	type R/W, o	ffoot 0x02	recet 0x0								RXIFLSEL			TXIFLSEL	•
UAR I IIVI,	type R/w, o	IISEL UXUS	, reset uxu												
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	ffset 0x03	C, reset 0x	0000.000F				I							
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, c	offset 0x04	0, reset 0x(0000.0000											
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	44, reset 0	x0000.0000)										
		DO - #	4 0. FD0		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARIPER	iphID4, type	e RO, offse	t uxFD0, re	set uxuuut	.0000										
											Pl	D4			
UARTPeri	iphID5, type	RO. offse	t 0xFD4. re	set 0x0000).0000										
	, .,	-,													
											PI	D5			
UARTPeri	iphID6, type	RO, offse	t 0xFD8, re	set 0x0000	0.0000										
											PI	D6			
UARTPeri	iphID7, type	RO, offse	t 0xFDC, re	eset 0x000	0.0000									_	
											PI	D7			
UARTPeri	iphID0, type	e RO, offse	t 0xFE0, re	set 0x0000	0.0011										
											DI	D0			
	iphID1, type	RO offse	t0xFF4 re	 set 0x0000	0000							50			
o Aith ch	ipinii: 1, type														
											PI	D1			
UARTPeri	iphID2, type	RO, offse	t 0xFE8, re	set 0x0000	0.0018			1							
											PI	D2			
	iphID3. type	RO, offse	t 0xFEC, re	eset 0x000	0.0001										
UARTPeri	F														
UARTPeri								1			PI	D3			
												-			
	elliD0, type i	RO, offset	0xFF0, res	et 0x0000.0	000D										
		RO, offset	0xFF0, res	et 0x0000.(000D										
UARTPCe	ellID0, type I										CI	D0			
UARTPCe											CI				

31	20	20	20	27	26	25	24	22	22	21	20	10	10	17	16
15	30 14	29 13	28 12	27 11	10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			0xFF8, res			3	0	,	0	5	4	5	2		0
JARTFOEL	iibz, type i	to, onset	UNIT 0, TES		1005			1							
								-			CI	D2			
		PO offect	0xFFC, res		0.0.0.1							02			
JARTPOEL	прэ, туре і	KO, Oliset	UXFFC, IES		льт										
								-			CI	D3			
0											01				
Synchro SSI0 base			erface (S	551)											
SSICRU, ty	perk/w, or	rset uxuuu), reset 0x0(000.0000				1							
				 CR				SPH	SPO	5	RF			SS	
		fa at 0×004						SFR	3FU	F			D.	55	
SSICR1, ty	perk/w, or	rset uxuu4	, reset 0x00	000.0000				1							
												SOD	MC	005	LDM
												500	MS	SSE	LBM
SSIDR, тур	e R/W, offs	set uxuu8,	reset 0x000	00.0000				1				1			
	"						D.	ATA							
SSISR, typ	e RO, offs	et 0x00C, i	reset 0x000	0.0003				1				1			
											501	DEE	DUE	This	TEE
				<u> </u>							BSY	RFF	RNE	TNF	TFE
SSICPSR, 1	type R/W, o	offset 0x01	10, reset 0x	0000.0000											
											0.000				
											CPSI	DVSR			
SSIIM, type	e R/W, offs	et 0x014, r	reset 0x000	0.0000											
													- DVIII	DTH	DODU
				<u> </u>								TXIM	RXIM	RTIM	RORIN
SSIRIS, typ	be RO, offs	et 0x018,	reset 0x000	0.0008											
												TYPIO	DVDIO	DTDIO	DODDI
												TXRIS	RXRIS	RTRIS	RORRI
SSIMIS, typ	pe RO, offs	set 0x01C,	reset 0x00	00.000								1			
													51440	DTHIO	DODU
												TXMIS	RXMIS	RTMIS	RORMI
SSIICR, typ	be W1C, of	fset 0x020), reset 0x00	000.0000											
														RTIC	RORIC
SSIPeriphi	D4, type R	O, offset 0	xFD0, rese	t 0x0000.00	000										
											PI	D4			
SSIPeriphl	D5, type R	O, offset 0	xFD4, rese	t 0x0000.00	000										
											PI	D5			
SSIPeriphl	D6, type R	U, offset 0	xFD8, rese	t 0x0000.00	00										
											PI	D6			
SSIPeriphl	D7, type R	O, offset 0	xFDC, rese	et 0x0000.0	000			1							
											PI	D7			
SSIPeriphl	D0, type R	O, offset 0	xFE0, rese	t 0x0000.00)22										
											PI	D0			
SSIPeriphl	D1, type R	O, offset 0	xFE4, rese	t 0x0000.00	000										
											PI	D1			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIPeriph	D2, type R	O, offset (xFE8, rese	t 0x0000.00	18										
											PI	D2			
SIPeriph	D3, type R	O, offset 0)xFEC, rese	et 0x0000.00	001										
											PI	D3			
SSIPCellIE	0, type RO	, offset 0x	(FF0, reset	0x0000.000	D										
											CI	D0			
SSIPCellIC	1, type RO	, offset 0x	FF4, reset	0x0000.00F	0										
											CI	D1			
SIPCellIC	2, type RO	, offset 0x	reset	0x0000.000	5										
											CI	D2			
SSIPCeIIIE	3, type RO	, offset 0x	(FFC, reset	0x0000.00E	51										
											0	03			
			(120)								CI	D3			
		Circuit	(I ² C) Inte	erface											
¹² C Mas															
	er 0 base:														
2CMSA, ty	/pe R/W, of	fset 0x000	D, reset OxO	000.0000											
								1				1			
											SA				R/S
I2CMCS, ty	/pe RO, off			000.0000 (R	eads)						SA				R/S
12CMCS, ty	/pe RO, off				eads)				DUCDOV			DATACK			
		set 0x004	, reset 0x00	000.0000 (R					BUSBSY	IDLE	SA	DATACK	ADRACK	ERROR	R/S BUSY
		set 0x004	, reset 0x00						BUSBSY	IDLE		DATACK	ADRACK	ERROR	
		set 0x004	, reset 0x00	000.0000 (R					BUSBSY	IDLE					BUSY
2CMCS, ty	/pe WO, of	set 0x004 fset 0x004	, reset 0x00	000.0000 (R 000.0000 (R					BUSBSY	IDLE		DATACK	ADRACK	ERROR	
2CMCS, ty	/pe WO, of	set 0x004 fset 0x004	, reset 0x00	000.0000 (R 000.0000 (R					BUSBSY	IDLE					BUSY
I2CMCS, ty	/pe WO, of	set 0x004 fset 0x004	, reset 0x00	000.0000 (R 000.0000 (R					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr	ype WO, of	set 0x004 fset 0x004 ifset 0x004	, reset 0x00	000.0000 (R					BUSBSY	IDLE	ARBLST				BUSY
12CMCS, tr 12CMDR, tr	ype WO, of ype R/W, of	set 0x004 fset 0x004 ifset 0x004	, reset 0x00	000.0000 (R					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr	ype WO, of ype R/W, of	set 0x004 fset 0x004 ifset 0x004	, reset 0x00	000.0000 (R					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tı 2CMDR, tı 2CMTPR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x00	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x	000.0000 (R 000.0000 (W 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tı 2CMDR, tı 2CMTPR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x00	, reset 0x00	000.0000 (R 000.0000 (W 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, ty 2CMDR, ty 2CMTPR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x00	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x	000.0000 (R 000.0000 (W 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, ty 2CMDR, ty 2CMTPR, 2CMIMR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x001	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x	000.0000 (R 000.0000 (V 0000.0000 (V 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, ty 2CMDR, ty 2CMTPR, 2CMIMR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x001	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x0 10, reset 0x	000.0000 (R 000.0000 (V 0000.0000 (V 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, ty 2CMDR, ty 2CMTPR, 2CMIMR,	ype WO, of ype R/W, of type R/W, c	set 0x004 fset 0x004 ffset 0x001	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x0 10, reset 0x	000.0000 (R 000.0000 (V 0000.0000 (V 0000.0000					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMIMR, 2CMRIS, t	/pe WO, of /pe R/W, of type R/W, of type R/W, of	set 0x004 fset 0x004 ifset 0x000 offset 0x00 iffset 0x01 fset 0x014	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x0 10, reset 0x	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W)					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMIMR, 2CMRIS, t	/pe WO, of /pe R/W, of type R/W, of type R/W, of	set 0x004 fset 0x004 ifset 0x000 offset 0x00 iffset 0x01 fset 0x014	I, reset 0x00 I, reset 0x00 B, reset 0x00 DC, reset 0x0 I0, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W)					BUSBSY	IDLE	ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMIMR, 2CMRIS, t	/pe WO, of /pe R/W, of type R/W, of type R/W, of	set 0x004 fset 0x004 ifset 0x000 offset 0x00 iffset 0x01 fset 0x014	I, reset 0x00 I, reset 0x00 B, reset 0x00 DC, reset 0x0 I0, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W 0000.0000 (W)					BUSBSY		ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMTPR, 2CMRIS, t 2CMRIS, t	/pe WO, of /pe R/W, of type R/W, of type R/W, of ype RO, of	set 0x004 fset 0x004 ifset 0x004 offset 0x004 ffset 0x014 fset 0x014	I, reset 0x00 I, reset 0x00 B, reset 0x00 DC, reset 0x0 I0, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 00000.0000 (W 0000.0000 (W 0000					BUSBSY		ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMTPR, 2CMRIS, t 2CMRIS, t	/pe WO, of /pe R/W, of type R/W, of type R/W, of ype RO, of	set 0x004 fset 0x004 ifset 0x004 offset 0x004 ffset 0x014 fset 0x014	, reset 0x00 , reset 0x00 B, reset 0x00 0, reset 0x0 0, reset 0x0 4, reset 0x0 4, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 00000.0000 (W 0000.0000 (W 0000					BUSBSY		ARBLST	ACK			BUSY
2CMCS, tr 2CMDR, tr 2CMTPR, 2CMIMR, 1 2CMRIS, 1	/pe WO, of /pe R/W, of type R/W, of type R/W, of ype RO, of	set 0x004 fset 0x004 ifset 0x004 offset 0x004 ffset 0x014 fset 0x014	, reset 0x00 , reset 0x00 B, reset 0x00 0, reset 0x0 0, reset 0x0 4, reset 0x0 4, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (W 0000.0000 (W 00000.0000 (W 0000.0000 (W 0000					BUSBSY		ARBLST	ACK			BUSY
2CMCS, ty 2CMDR, ty 2CMTPR, 2CMINR, 2CMRIS, t 2CMNIS, 1	/pe WO, of /pe R/W, of type R/W, c type R/W, c ype RO, of type RO, of	set 0x004 fset 0x004 ffset 0x004 offset 0x004 ffset 0x014 fset 0x014 fset 0x014	, reset 0x00 , reset 0x00 B, reset 0x00 0, reset 0x0 0, reset 0x0 4, reset 0x0 4, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (V 000.0000 (V 0000.0000 (V) (V 0000.0000 (V 00					BUSBSY		ARBLST	ACK			BUSY RUN IM IM RIS
2CMCS, ty 2CMDR, ty 2CMTPR, 2CMINR, 2CMRIS, t 2CMNIS, 1	/pe WO, of /pe R/W, of type R/W, c type R/W, c ype RO, of type RO, of	set 0x004 fset 0x004 ffset 0x004 offset 0x004 ffset 0x014 fset 0x014 fset 0x014	, reset 0x00 k, reset 0x00 8, reset 0x00 0C, reset 0x0 10, reset 0x0 k, reset 0x0 k, reset 0x0 c, reset 0x0	000.0000 (R 000.0000 (R 000.0000 (V 000.0000 (V 0000.0000 (V) (V 0000.0000 (V 00					BUSBSY		ARBLST	ACK			BUSY RUN IM IM RIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Inter-In	tegrated	Circuit	(I ² C) Inte	erface											
² C Slav	ve														
2C Slav	e 0 base: (0x4002.0	800												
2CSOAR	, type R/W,	offset 0x0	00, reset 0x	0000.0000											
												OAR			
2CSCSR,	, type RO, c	offset UXUU	4, reset 0x0	0000.0000 (1	Reads)										
													FBR	TREQ	RREQ
2CSCSR	. type WO. o	offset 0x00	04, reset 0x(0000.0000 (Writes)								TBR	ITTLEQ	TITLE
															DA
2CSDR, t	type R/W, o	ffset 0x00	B, reset 0x0	000.0000											
											D	ATA			
I2CSIMR,	type R/W, o	offset 0x00)C, reset 0x	0000.0000											
															DATAIN
12CSRIS	type RO. of	feat AvA10), reset 0x00												DATAIM
1203113,	type KO, of	ISEL UNUTU	, 16361 0700												
															DATARI
I2CSMIS,	type RO, of	ffset 0x014	4, reset 0x00	000.0000				I				1			
															DATAMIS
I2CSICR,	type WO, o	ffset 0x01	8, reset 0x0	000.0000					_		_			_	
															DATAIC
	4003.C000		100 reaat 0x	~0000 0000											
ACIVIIS, LY	/pe k/wrc,	Unset uxu	100, reset 0x												
													IN2	IN1	IN0
ACRIS, ty	vpe RO, offs	et 0x004,	reset 0x000	0.0000											
-	-														
													IN2	IN1	IN0
ACINTEN	, type R/W,	offset 0x0	08, reset 0x	0000.0000											
					_								IN2	IN1	IN0
ACREFC	TL, type R/V	V, offset 0:	x010, reset	0x0000.000	0										
						EN	RNG							REF	
	type RO (offset 0x02	20, reset 0x0			EN	RNG						vr		
	, .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
														OVAL	
ACSTAT1	, type RO, d	offset 0x04	10, reset 0x0	0000.0000								1			
														OVAL	
ACSTAT2	, type RO, o	offset 0x06	60, reset 0x0	0000.0000											
														OVAL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACCTL0,	type R/W, c	offset 0x024	4, reset 0x0	000.0000											
					ASF	RCP					ISLVAL	IS	EN	CINV	
ACCTL1,	type R/W, c	offset 0x044	4, reset 0x0	000.0000											
					ASF	RCP					ISLVAL	IS	EN	CINV	
ACCTL2,	type R/W, c	offset 0x064	4, reset 0x0	000.0000											
					ASF	RCP					ISLVAL	IS	EN	CINV	

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S600-IQN50	Stellaris [®] LM3S600 Microcontroller
LM3S600-IQN50(T)	Stellaris [®] LM3S600 Microcontroller
LM3S600-EQN50	Stellaris [®] LM3S600 Microcontroller
LM3S600-EQN50(T)	Stellaris [®] LM3S600 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3