FAIRCHILD

SEMICONDUCTOR

DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of LOW level signal.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

April 1984

Revised March 2000


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S74 at approximately half the power

Ordering Code:

Order Number	Package Number	Package Description
DM74AS74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS74SJX	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74AS74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Inputs				Outputs		
PR	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
н	L	Х	Х	L	н	
L	L	Х	Х	H (Note 1)	H (Note 1)	
н	н	Ŷ	н	н	L	
н	н	\uparrow	L	L	н	
н	н	L	Х	Q ₀	\overline{Q}_0	


L = LOW State

H = HIGH State X = Don't Care

↑ = Positive Edge Transition

Q₀ = Previous Condition of Q

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.



Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ _{JA}	
N Package	76.0°C/W
M Package	107.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-2	mA
I _{OL}	LOW Level Output Current				20	mA
f _{CLK}	Clock Frequency		0		105	MHz
t _{W(CLK)}	Width of Clock Pulse	HIGH	4			ns
		LOW	5.5			ns
t _W	Pulse Width Preset & Clear	LOW	4			ns
t _{SU}	Data Setup Time (Note 3)		4.5↑			ns
t _{SU}	PRE or CLR Setup-Time (Note 3)		2↑			ns
t _H	Data Hold Time (Note 3)		0↑			ns
T _A	Free Air Operating Temperat	ture	0		70	°C

Note 3: The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air te	mperature range. All typical values	are measured at $V_{CC} = 5V$. $T_A = 25^{\circ}C$.
erer recentionaca operating nee an te	inportaturo rangoi / in typical value	

Symbol	Parameter	Conditions		Min	Тур	Мах	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V$ to 5.5V,		V _{CC} – 2			V
	Output Voltage	$I_{OH} = -2 \text{ mA}$		VCC - 2			v
V _{OL}	LOW Level	$V_{CC} = 4.5 V$, $V_{IH} = Max$,			0.35	0.5	V
	Output Voltage	I _{OL} = 20 mA			0.00	0.5	v
I _I	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = 5.5V,	Clock, D			20	μΑ
		V _{IH} = 2.7V	Preset, Clear			40	μΑ
IIL	LOW Level Input Current	V _{CC} = 5.5V,	Clock, D			-0.5	mA
		$V_{IL} = 0.4V$	Preset, Clear			-1.8	mA
I _O	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I _{CC}	Supply Current	$V_{CC} = 5.5V$			10.5	16	mA


DM74AS74


www.fairchildsemi.com

4
~
S
◄
4
~
Σ
δ


Switching Characteristics

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			105		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Preset or Clear	Q or Q	3	7.5	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Preset or Clear	Q or Q	3.5	10.5	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output		Clock	Q or Q	3.5	8	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Q or	4.5	9	ns





www.fairchildsemi.com



Fairchild Semiconductor

		space	Product Folders and Applica
find products	Home >> Find products >>		
Products groups Analog and Mixed	DM74AS74 Dual D Positive-Edge-Triggered Flip-Flop		Related Links
<u>Signal</u>	with Preset and Clear		Request samples
Discrete Interface	Contents	Datasheet Download this	How to order products
<u>Logic</u> Microcontrollers	<u>General description Features Product</u> <u>status/pricing/packaging</u>	datasheet	Product Change Notices (PCNs)
<u>Non-Volatile</u> Memory		PDF	Dotted line Support
Optoelectronics	General description	e-mail this datas	
Markets and applications	The AS74 is a dual edge-triggered flip-flops.	[E-	<u>representatives</u>
New products Product selection and	Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q	This page	Quality and reliability
parametric search Cross-reference	and Q# outputs.	Print version	Design tools
search	Information at input D is transferred to the Q output on the positive going edge of the clock		
technical information	pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly		
buy products	related to the transition time of the positive going pulse. When the clock input is at either		
technical support	the HIGH or LOW level, the D input signal has		
my Fairchild	no effect.		
company	Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of LOW level signal.	-	

Features

back to top

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and $V_{\mbox{\scriptsize CC}}$ range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S74 at approximately half the power

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Package marking	Packing method
DM74AS74M	Full Production	\$0.381	SOIC	14	\$Y&Z&2&T DM74AS74M	RAIL
DM74AS74SJ	Full Production	\$0.58	SOP	14	\$Y&Z&2&T AS74SJ	RAIL
DM74AS74MX	Full Production	\$0.381	SOIC	14	\$Y&Z&2&T DM74AS74M	TAPE REEL
DM74AS74SJX	Full Production	\$0.58	SOP	14	\$Y&Z&2&T AS74SJ	TAPE REEL
DM74AS74N	Full Production	\$0.381	DIP	14	\$Y&Z&4&T&P DM74AS74N	RAIL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor