

ON Semiconductor®

# FDG6320C Dual N & P Channel Digital FET


#### **General Description**


These dual N & P-Channel logic level enhancement mode field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology, this very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETS. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.

#### **Features**

- N-Ch 0.22 A, 25 V,  $R_{\rm DS(ON)}$  = 4.0  $\Omega$  @ V $_{\rm GS}$ = 4.5 V,  $R_{\rm DS(ON)}$  = 5.0  $\Omega$  @ V $_{\rm GS}$ = 2.7 V.
- Very small package outline SC70-6.
- Very low level gate drive requirements allowing direct operation in 3 V circuits (V<sub>GS(th)</sub> < 1.5 V).</li>
- Gate-Source Zener for ESD ruggedness (>6kV Human Body Model).







#### **Absolute Maximum Ratings** $T_A = 25^{\circ}\text{C}$ unless other wise noted

Symbol	Parameter	N-Channel	P-Channel	Units	
V <sub>DSS</sub>	Drain-Source Voltage	25	-25		
V <sub>GSS</sub>	Gate-Source Voltage	8	-8	V	
I <sub>D</sub>	Drain Current - Continuous	0.22	-0.14	А	
	- Pulsed	0.65	-0.4		
$P_{D}$	Maximum Power Dissipation (Note 1)	0.3		W	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Ranger	-55 to 150		°C	
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100pf / 1500 Ohm)	6		kV	
THERMAI	_ CHARACTERISTICS				
R	Thermal Resistance, Junction-to-Ambient (Note 1)	41	5	°C/W	

Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS	•					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	N-Ch	25			V
		$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	P-Ch	-25			
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25 °C	N-Ch		25		mV/°C
		$I_D = -250 \mu\text{A}$ , Referenced to 25 °C	P-Ch		-19		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V},$	N-Ch			1	μΑ
		$T_J = 55$ °C				10	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-20 V, V <sub>GS</sub> = 0 V,	P-Ch			-1	μΑ
		$T_{J} = 55^{\circ}C$				-10	
I <sub>GSS</sub>	Gate - Body Leakage Current	$V_{GS} = 8 \text{ V}, \ V_{DS} = 0 \text{ V}$	N-Ch			100	nA
		$V_{GS} = -8 \text{ V}, \ V_{DS} = 0 \text{ V}$	P-Ch			-100	nA
ON CHARA	CTERISTICS (Note 2)					•	•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	N-Ch	0.65	0.85	1.5	V
		$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	P-Ch	-0.65	-0.82	-1.5	
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25 °C	N-Ch		-2.1		mV/°C
		I <sub>D</sub> = -250 μA, Referenced to 25 °C	P-Ch		2.1		
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 0.22 \text{ A}$	N-Ch		2.6	4	Ω
		T <sub>J</sub> =125°C			5.3	7	
		$V_{GS} = 2.7 \text{ V}, I_{D} = 0.19 \text{ A}$			3.7	5	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.14 \text{ A}$	P-Ch		7.3	10	
		T <sub>J</sub> =125°C			11	17	
		$V_{GS} = -2.7 \text{ V}, I_{D} = -0.05 \text{ A}$			10.4	13	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, \ V_{DS} = 5 \text{ V}$	N-Ch	0.22			Α
		$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$	P-Ch	-0.14			
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 0.22 \text{ A}$	N-Ch		0.2		S
		$V_{DS} = -5 \text{ V}, \ I_{D} = -0.14 \text{ A}$	P-Ch		0.12		
DYNAMIC C	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	N-Channel	N-Ch		9.5		pF
		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	P-Ch		12		
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	N-Ch		6		
		P-Channel	P-Ch		7		
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$	N-Ch		1.3		
		f = 1.0 MHz	P-Ch		1.5		

# **Electrical Characteristics** (continued)

### SWITCHING CHARACTERISTICS (Note 2)

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
t <sub>D(on)</sub>	Turn - On Delay Time	N-Channel	N-Ch		5	12	nS
		$V_{DD} = 5 \text{ V}, I_{D} = 0.5 \text{ A},$	P-Ch		5	12	
ţ,	Turn - On Rise Time	$V_{GS}$ = 4.5 V, $R_{GEN}$ = 50 $\Omega$	N-Ch		4.5	10	nS
			P-Ch		8	16	
t <sub>D(off)</sub>	Turn - Off Delay Time	P-Channel	N-Ch		4	8	nS
		$V_{DD} = -5 \text{ V}, I_{D} = -0.5 \text{ A},$	P-Ch		9	18	
t,	Turn - Off Fall Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 50 $\Omega$	N-Ch		3.2	7	nS
			P-Ch		5	12	
$Q_g$	Total Gate Charge	N-Channel	N-Ch		0.29	0.4	nC
		$V_{DS} = 5 \text{ V}, I_{D} = 0.22 \text{ A},$	P-Ch		0.22	0.31	
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 4.5 V	N-Ch		0.12		nC
		P- Channel	P-Ch		0.12		
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -5 \text{ V}, I_{D} = -0.14 \text{ A},$	N-Ch		0.03		nC
		$V_{GS} = -4.5 \text{ V}$	P-Ch		0.05		
DRAIN-SC	DURCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS					
I <sub>s</sub>	Maximum Continuous Drain-Source Diode	e Forward Current	N-Ch			0.25	Α
			P-Ch			-0.25	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.5 \text{ A} \text{ (Note 2)}$	N-Ch		8.0	1.2	V
		$V_{GS} = 0 \text{ V}, I_{S} = -0.5 \text{ A} \text{ (Note 2)}$	P-Ch		-0.8	-1.2	

<sup>1.</sup> R<sub>g,M</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>g,C</sub> is guaranteed by design while  $R_{\text{RCA}}$  is determined by the user's board design.  $R_{\text{BJA}} = 415^{\circ}\text{C/W}$  on minimum mounting pad on FR-4 board in still air. 2. Pulse Test: Pulse Width  $\leq 300 \mu \text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## Typical Electrical Characteristics: N-Channel




Figure 1. On-Region Characteristics.

I<sub>D</sub> = 0.22A

V<sub>GS</sub> = 4.5V



Figure 3. On-Resistance Variation with Temperature.

0 25 50 75 100 T<sub>J</sub> , JUNCTION TEMPERATURE (°C)

100

125

150

R<sub>DS(ON)</sub>, NORMALIZED DRAIN-SOURCE ON-RESISTANCE 8'0 1 7 7 9'1 8'0

0.6

-50




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Electrical Characteristics: N-Channel (continued)**




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

## **Typical Electrical Characteristics: P-Channel**




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

# **Typical Electrical Characteristics: P-Channel (continued)**




Figure 17. Gate Charge Characteristics.




Figure 19. Maximum Safe Operating Area.

-  $V_{\mbox{\footnotesize{DS}}}$  , DRAIN-SOURCE VOLTAGE (V)




Figure 18. Capacitance Characteristics.




Figure 20. Single Pulse Maximum Power Dissipation.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1. Transient thermalresponse will change depending on the circuit board design.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative