SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include: Buffer/Storage Registers Shift Registers

Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flipflop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE												
(EACH FLIP-FLOP)												
	NPUTS		ουτ	PUTS								
CLEAR	CLOCK	D	٩	ā۲								
L L	x	х	L	н								
н	1	н	н	L								
н	1	L	L	н								
н	L	х	a ₀	₫ ₀								

H = high level (steady state)

L = low level (steady state)

X = irrelevant

t = transition from low to high level

 Ω_0 = the level of Ω before the indicated steady-state

input conditions were established. † = '175, 'LS175, and 'S175 only


	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
TTFES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
'174, '175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54174, SN54LS174, SN54S174 J OR W PACKAGE
SN74174 N PACKAGE
SN74LS174, SN74S174, D OR N PACKAGE

(TOP VIEW) 10 2 15 60 1D 🛛 3 14 🗌 6D 13 0 5D 2D 4 20 5 12 50 3D 🗌 6 11 🗌 4D 30 07 10 40 GND 8 9 CLK

SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)




SN54175, SN54LS175, SN54S175...J OR W PACKAGE SN74175...N PACKAGE

SN74LS175, SN74S175...D OR N PACKAGE (TOP VIEW)

•		•
	hτ	
10[2	15 40
١āĽ	3	14 🛛 40
1 D 🗌	4	13 🗍 4 D
2 D 🗌	5	12 🗍 3 D
2 <u>a</u> [6	11]] 30
20]7	10 🛛 30.
GND	8	9 СLК

SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


Copyright © 2001, Texas Instruments Incorporated


INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A – DECEMBER 1972 – REVISED OCTOBER 2001


logic symbols[†]





[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.


logic diagrams (positive logic)



1D <u>(4)</u> <u>(2)</u> 10 1D > C1<u>(3)</u> 10 R (7) 20 (5) 2D 1D > C1 <u>(6)</u> 20 R 3D (12) (10) 30 1D ⊳c1 <u>(11)</u> 30 R (15) 40 4D (13) 1D

'175, 'LS175, 'S175

۰.




Pin numbers shown are for D, J, N, and W packages.



SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 **HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

schematics of inputs and outputs





SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature ratio	ange (unless otherwise noted)
Supply voltage, V _{CC} (see Note 1)	
Input voltage	
Operating free-air temperature range: SN54174, SN54175 Circuits	
SN74174, SN74175 Circuits	\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 0° C to 70° C
Storage temperature range	$-65^{\circ}C$ to $150^{\circ}C$

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	174, SN	54175	SN74	SN74174, SN74175			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH				-800			-800	μA	
Low-level output current, IOL				16	[16	mA	
Clock frequency, fclock		0		25	0		25	MHz	
Width of clock or clear pulse, tw		20			20			ns	
Cotum time t	Data input	20			20			ns	
Setup time, t _{su}	Clear inactive-state	25			25			ns	
Data hold time, t _h		5			5			ns	
Operating free-air temperature, TA		-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIC	NS [†]	MIN	ΤΥΡ ‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = -12$	mA			-1.5	V
V _{ОН}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = -		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} = 16			0.2	0.4	v
-μ	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5	V			1	mA
Чн	High-level input current	V _{CC} = MAX, V _I = 2.4	V			40	μA
կլ	Low-level input current	$V_{CC} = MAX, V_I = 0.4$	V			-1.6	mA
1.			SN54'	-20		-57	
los	Short-circuit output current §	V _{CC} = MAX	SN74'	-18		-57	mA
1	Current		2 '174		45	65	
1CC	Supply current	V _{CC} = MAX, See Note	2 /175		30	45	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{max}	Maximum clock frequency		25	35		MHz
	Propagation delay time, low-to-high-level output from clear			16 23	25	
^t PLH	(SN54175, SN74175 only)	$C_L = 15 \text{pF},$			25	ns
^t PHL	Propagation delay time, high-to-low-level output from clear	R _L = 400 Ω, See Note 3			35	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	See Note 3		20	30	ns
^t PHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range	(un	le	SS	ot	he	rw	ise	e n	101	tec	1)			÷	
Supply voltage, V _{CC} (see Note 1)		•						•			•		•	•	7 V
Input voltage															
Operating free-air temperature range: SN54LS174, SN54LS175 Circuits							•		•			-55	5°C	c to	125°C
SN74LS174, SN74LS175 Circuits			. '										0°	'C to	o 70°C
Storage temperature range		•	•	•	•	•	•	•	•	•		-65	5°C	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN	154LS1	74	SN	UNIT		
		SI	V54LS1	75	SN			
		MIŅ	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	······································			-400			-400	μA
Low-level output current, IOL	······································			4			8	mA
Clock frequency, fclock		0		30	0		30	MHz
Width of clock or clear pulse, t _w		20			20			ns
Sotup time t	Data input	20			20			ns
Setup time, t _{su}	Clear inactive-state	25			25			ns
Data hold time, th		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			-	N54LS1 N54LS1		S S	UNIT		
		1			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2		~~~	V
VIL	Low-level input voltage						0.7			0.8	V
٧ _{IK}	Input clamp voltage	V _{CC} = MIN,	l ₁ = -18 mA				-1.5			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, I _{OH} = -400 μA	λ	2.5	3.5		2.7	3.5		v
Vol	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max		IOL = 4 mA		0.25	0.4		0.25 0.35	0.4	V
łı	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V				20			20	μA
կլ	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V	· · · · · · · · · · · · · · · · · · ·			-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		100	-20		-100	mA
Icc	Supply current	Vcc = MAX,	See Note 2	'LS174		16	26		16	26	mA
			VCC - WAX, See Note 2 'L			11	18		11	18	

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PABAMETER	TEST CONDITIONS		'LS174						
FANAMETEN	TEST CONDITIONS	MIN	түр	MAX	MIN	MIN TYP M			
f _{max} Maximum clock frequency		30	40		30	40		MHz	
tPLH Propagation delay time, low-to-high-level output from clear	C _L = 15 pF,					20	30	ns	
tphL Propagation delay time, high-to-low-level output from clear	$R_{\rm L} = 2 k \Omega$,		23	35	t	20	30	ns	
tPLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns	
tphL Propagation delay time, high-to-low-level output from clock	1		21	30		16	25	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S174, SN54S175 Circuits	$55^{\circ}C$ to $125^{\circ}C$
SN74S174, SN74S175 Circuits	$ 0^{\circ}C to 70^{\circ}C$
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54S	174, SN	54S175	SN74S	174, SN	74S175	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	······			-1			-1	mA
Low-level output current, IOL				20			20	mA
Clock frequency, fclock		0		75	0		75	MHz
Pulso width t	Clock	7			7			
Pulse width, t _w	Clear	10			10			ns
Satura tima t	Data input	5			5			
Setup time, t _{su}	Clear inactive-state	5			5			ns
Data hold time, t _h		3			3			ns
Operating free-air temperature, T _A		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		MIN	түр‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = -18 \text{ mA}$				-1.2	V
		$V_{CC} = MIN, V_{1H} = 2V,$	SN54S'	2.5	3.4		v
VOH	High-level output voltage	V _{IL} = 0.8 V, I _{OH} = -1 mA	SN745'	2.7	3.4		V
M		$V_{CC} = MIN, V_{IH} = 2 V,$	• • • • • • • • • • • • • • • • • • •			0.5	V
VOL	Low-level output voltage	V _{IL} = 0.8 V, I _{OL} = 20 mA				0.5	V
lj –	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
ЧΗ	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V				50	μA
ΊL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
1	Supply support	No MAX - See Nete 2	'174		90	144	
^I CC	Supply current	V _{CC} = MAX, See Note 2	'17 5		60	96	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}	Maximum clock frequency		75	110		MHz
₽LH	Propagation delay time, low-to-high-level $\overline{\Omega}$ output from clear (SN54S175, SN74S175 only)	С _L = 15 рF,		10	15	ns
t₽HL	Propagation delay time, high-to-low-level Q output from clear	$R_{L} = 280 \Omega,$ See Note 3		13	22	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	See Note 3		8	12	ns
^t PHL	Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





28-Nov-2015

PACKAGING INFORMATION

Orderable Device		Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
JM38510/01702BEA	OBSOLETE		J	16		TBD	Call TI	Call TI	-55 to 125		
JM38510/01702BFA	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
JM38510/07105BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07105BEA	Samples
JM38510/07105BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07105BFA	Samples
JM38510/07106BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07106BEA	Samples
JM38510/30106B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30106B2A	Samples
JM38510/30106BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30106BEA	Samples
JM38510/30106BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30106BFA	Samples
JM38510/30107B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30107B2A	Samples
JM38510/30107BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107BEA	Samples
JM38510/30107BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107BFA	Samples
JM38510/30107SEA	NRND	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107SEA	
JM38510/30107SFA	NRND	CFP	W	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107SFA	
M38510/07105BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07105BEA	Samples
M38510/07105BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07105BFA	Samples
M38510/07106BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07106BEA	Samples
M38510/30106B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30106B2A	Samples
M38510/30106BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30106BEA	Samples



PACKAGE OPTION ADDENDUM

28-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
M38510/30106BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30106BFA	Sample
M38510/30107B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30107B2A	Sample
M38510/30107BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107BEA	Sample
M38510/30107BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107BFA	Sample
M38510/30107SEA	NRND	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107SEA	
M38510/30107SFA	NRND	CFP	W	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30107SFA	
SN54175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN54LS174J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS174J	Sample
SN54LS175J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS175J	Sample
SN54S174J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S174J	Sample
SN54S175J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S175J	Sample
SN74174N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74175N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS174D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS174	Sampl
SN74LS174DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS174	Sampl
SN74LS174DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS174	Sampl
SN74LS174J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	0 to 70		
SN74LS174N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS174N	Sampl
SN74LS174N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS174NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS174N	Samp



PACKAGE OPTION ADDENDUM

28-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samp
	(1)				Qty	(2)	(6)	(3)		(4/5)	
SN74LS174NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS174	Samp
SN74LS175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS175	Samp
SN74LS175DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS175	Samj
SN74LS175DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS175	Samj
SN74LS175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	0 to 70		
SN74LS175N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS175N	Sam
SN74LS175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS175NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS175N	Sam
SN74LS175NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS175	Sam
SN74S174J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	0 to 70		
SN74S174N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70	SN74S174N	
SN74S174N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74S175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S175	Sam
SN74S175DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74S175N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S175N	Sam
SN74S175N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74S175NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S175N	Sam
SNJ54175J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54175W	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS174FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	o 125 SNJ54LS 174FK	
SNJ54LS174J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS174J	Sam
SNJ54LS174W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS174W	Sam



28-Nov-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54LS175FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 175FK	Samples
SNJ54LS175J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS175J	Samples
SNJ54LS175W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS175W	Samples
SNJ54S174FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 174FK	
SNJ54S174J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S174J	Samples
SNJ54S174W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S174W	Samples
SNJ54S175FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 175FK	
SNJ54S175J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S175J	Samples
SNJ54S175W	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S175W	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

28-Nov-2015

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54175, SN54LS174, SN54LS175, SN54LS175-SP, SN54S174, SN54S175, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175;

- Catalog: SN74175, SN74LS174, SN74LS175, SN54LS175, SN74S174, SN74S175
- Military: SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175
- Space: SN54LS175-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS174DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS174NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS175DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS175NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS174DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS174NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LS175DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS175NSR	SO	NS	16	2000	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated