



QUAD 2-INPUT
"NAND" BUFFER

MDTL MC930/830 series

MC957F · MC857F,P

This buffer element consists of four 2-input inverting drivers. This unit is designed especially for driving large capacitive loads at high speeds. An output emitter follower in series with a 150-ohm resistor drives the output to the high voltage level. A low saturation resistance transistor is turned on, pulling the output down to the low voltage level, and providing rapid discharge of capacitive loads.




Positive Logic: $3 = \overline{1 \cdot 2}$
Negative Logic: $3 = 1 + 2$

Input Loading Factor = 1
Output Loading Factor = 25
Total Power Dissipation = 170 mW typ/pkg
Propagation Delay Time = 36 ns typ

OPERATING RULES

- The outputs of the Quad Buffer may not be tied together.
- For increased current capability, the inputs and outputs of $\frac{1}{4}$ MC957 and $\frac{1}{4}$ MC958 can be paralleled (up to and including 4 common outputs). The combined output will equal 100 loads while each combined input will equal 4 loads.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




65

MC957F/MC857F, P (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate.
The other gates are tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC957 Test Limits						MC857 Test Limits						TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:	Pin													
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C				I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _F	V _{FB}	V _{CEX}	V _{CC1}	V _{CC2}	V _{CCH}	V _{max}		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max														Unit	Unit
Output Voltage	V _{OL}	3	-	0.40	-	0.40	-	0.45	Vdc	-	0.45	-	0.50	μA	3	-	1.2	-	-	-	-	-	-	-	14	-	-	7	
Output Voltage	V _{OH}	3	2.50	-	2.60	-	2.50	Vdc	2.60	-	2.60	-	2.50	μA	3	1	-	-	-	-	-	-	-	-	-	-	-	7	
Short-Circuit Current	I _{SC}	3	-16	-	-18	-	-16	mA	-15	-	-16	-	-14	μA	-	-	-	-	-	-	-	-	-	-	-	-	-	7	
Reverse Current	I _R	1	-	2.0	-	2.0	μA	5.0	μA	5.0	-	5.0	-	10	μA	-	-	-	-	-	-	-	-	-	-	-	-	7	
Output Leakage Current	I _{CEX}	3	-	-	-	-	80	μA	-	-	-	-	100	μA	-	-	-	-	-	-	-	-	-	3.14	-	-	-	7	
Forward Current	I _F	1	-	-1.60	-	-1.60	mA	-1.50	mA	-1.40	-	-1.40	-	-1.33	mA	-	-	-	-	-	-	-	-	-	-	-	-	-	7
Power Drain Current (Total Device)	I _{PDH}	14	-	-	-	-	53.2	mA	-	-	-	-	60	mA	-	-	-	-	-	-	-	-	-	-	-	-	-	7	
Switching Times	t _{pd}	1.3	-	-	-	-	25	ns	-	-	-	25	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7	
	t _{pd}	1.3	-	-	-	-	15	ns	-	-	-	15	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7	

Pins not listed are left open.

68

PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56301 and are necessary to design properly with the part. Documentation is available from one of the following locations (see back cover for detailed information):

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the **Additional Support** section of the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

Table 1 DSP56301 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56301 User's Manual	Detailed functional description of the DSP56301 memory configuration, operation, and register programming	DSP56301UM/AD
DSP56301 Technical Data	DSP56301 features list and physical, electrical, timing, and package specifications	DSP56301/D

