
								REVISIO	UNS										
LTR				DE	ESCRIPT	ΓΙΟΝ						DA	TE (YI	R-MO-I	DA)		APPF	ROVED	
А	Correct ti table I. C	itle to read Change fig	I ANALO Jure 3.	OG TO I Editorial	DIGITAL I change:	. Cha s thro	ange o bughou	conditic ut.	ons for t	timing t	tests,	90-01-24			M. A. Frye				
В	Changes	in accord	ance w	ith NOR	5962-R2	231-9	94.						94-0)8-12		M. A. Frye			
С	Update d	Irawing to	current	requirer	ments. E	Editor	rial cha	anges t	hrough	out g	gap		01-0)8-30		F	laymor	id Mon	nin
D	Redrawn	. Paragra	aphs updated to MIL-PRF-38535 requirementsdrw						13-0)1-25		Charles F. Saffle			fle				
	NAL FIRST	SHEET (DF THI	IS DRA	WING F	HAS	BEEI	N REP	PLACE	D.									
REV		SHEET (DF THI	IS DRA	WING F	HAS	BEE	N REP	PLACE	D.									
REV SHEET	NAL FIRST	SHEET (IS DRA	WING H	HAS	BEE	N REP	PLACE	D.									
REV SHEET REV	NAL FIRST			IS DRA	WING F	HAS	BEEI	N REP	PLACE	D.									
REV SHEET REV SHEET			DF THI			HAS	BEEN	N REP	D	D. 	D	D	D		D	D	D	D	
REV SHEET REV SHEET REV STATUS	S	SHEET (D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	S		REV SHE PREF	ET	BY seph A. H	D 1	D 2	D	D	D	6 CC	7 DLA I DLUM	8 LAND IBUS,	9 AND , OHI0	10 0 MAF 0 432	11 RITIM 218-3	12 E 990	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MIC R/A	S		REV SHE PREF	ET PARED I Jos	BY seph A. I Y arles E. E	D 1 Xerby	D 2	D	D	D	6 CC	7 DLA I DLUM	8 LAND IBUS,	9 AND , OHI0	10 D MAF	11 RITIM 218-3	12 E 990	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A MICR MICR DR THIS DRAW FOR U DEP/ AND AGE		T	REV SHE PREF CHEC	ET PARED I Jos CKED B Cha ROVED I Mi	BY seph A. I Y arles E. E	D 1 3esor Frye	D 2 /	D	D 4	D 5	6 CC http:	7 DLA I DLUM //www	8 BUS, w.land	9 AND OHIO dando	10 0 MAF 0 432	11 RITIM 218-3 ime.d	12 E 990 Ia.mil	13	
MICR DR THIS DRAW FOR I DEPARTME	ANDARD OCIRCUI AWING AWING USE BY ALL ARTMENTS ENCIES OF T	T	REV SHE PREF CHEC	ET PARED I Jos CKED B Cha ROVED I Mi	BY seph A. H Y arles E. E BY ichael A. PPROV/ 87-08-1	D 1 3esor Frye	D 2 /	D	D 4	D 5 CROC DIGI	6 CC http: CIRCI TAL 0	7 DLA I DLUM //www	8 IBUS, w.land VER1	9 AND OHIO dando	10 D MAF D 432 mariti	11 RITIM 218-3 ime.d	12 990 Ia.mil ED, <i>A</i> THIC	13 NAL SILIC	

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function
01	AD7572	12.5-microsecond, 11-bit linearity, 12-bit resolution CMOS A/D converter with 45 ppm/°C reference.
02	AD7572	12.5-microsecond, 11-bit linearity, 12-bit resolution CMOS A/D converter with 25 ppm/°C reference.
03	AD7572	12.5-microsecond, 12-bit linearity, 12-bit resolution CMOS A/D converter with 25 ppm/°C reference.
04	AD7572	5-microsecond, 11-bit linearity, 12-bit resolution CMOS A/D converter with 45 ppm/°C reference.
05	AD7572	5-microsecond, 11-bit linearity, 12-bit resolution CMOS A/D converter with 25 ppm/°C reference.
06	AD7572	5-microsecond, 12-bit linearity, 12-bit resolution CMOS A/D converter with 25 ppm/°C reference.

1.2.2 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Leadless square chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87591
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

1.3 <u>Absolute maximum ratings</u>. ($T_A = +25^{\circ}C$, unless otherwise noted).

$\begin{array}{llllllllllllllllllllllllllllllllllll$	+0.3 V dc to -17 V dc -0.3 V dc, V _{DD} +0.3 V dc -15 V dc to +15 V dc -0.3 V dc, V _{DD} +0.3 V dc -0.3 V dc, V _{DD} +0.3 V dc -65°C to +150°C 1,000 mW <u>1</u> / See MIL-STD-1835
Thermal resistance (θ_{JC})	

1.4 Recommended operating conditions.

Operating voltage range:	
Positive supply (V _{DD})	
Negative supply (V _{ss})	-14.25 V dc to -15.75 V dc
Clock frequency (f _{CLK})	1.0 MHz for device types 01, 02, and 03
	2.5 MHz for device types 04, 05, and 06
Analog input voltage range (A _{IN})	
(specifications apply to slow memory mode)	0 to +5.0 V dc
Ambient operating temperature range (T _A)	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>https://assist.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

1/ Derate power dissipation above +75°C by 10 mW/°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87591
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	3

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Load circuits. The load circuits shall be as specified on figures 2 and 3.

3.2.4 <u>Timing diagrams</u>. The timing diagrams shall be as specified on figures 4, 5, 6, and 7.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87591
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	4

		TABLE I. Electrical performance	characteris	tics.			
Test	Symbol	$Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C$	Device types	Group A subgroups	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Integral linearity error	LE	$V_{DD} = 5 \text{ V}, \text{ V}_{SS} = -15 \text{ V}$	01, 02,	1		±1	LSB
			04, 05	2, 3		±1	
			03, 06	2, 3		±3/4	
			03, 06	12		±1/2	
Differential linearity error	DLE	V_{DD} = 5 V, V_{SS} = -15 V	All	1, 2, 3		±1	
Offset error	Vos	V_{DD} = 5 V, V_{SS} = -15 V	All	1		±4	LSB
			01, 04	2, 3		±6	
			02, 05	2, 3		±5	
			03, 06	2, 3		±4	
			02, 03, 05, 06	12		±3	
Full scale error including internal voltage reference	AE	$V_{DD} = 5 V$	All	1		±15	LSB
error, (Ideal last code transition = FS-3/2LSB's)		V_{SS} = -15 V, Full scale = 5 V	02, 03, 05, 06	12		±10	
Full scale temperature coefficient, including	dAE/dT	$V_{DD} = 5 V$	01, 04	2, 3		45	ppm/°C
internal voltage reference drift		V _{SS} = -15 V	02, 03, 05, 06			25	
Analog input current	I _{IN}	A _{IN} = 5 V	All	1, 2, 3		3.5	mA
Internal reference voltage output	V_{REF}	$V_{DD} = 5 \text{ V}, \text{ V}_{SS} = -15 \text{ V}$	All	1	-5.3	-5.2	V
Internal reference output current sink capability		Constant external load during conversion	All	13, 14, 15		550	μΑ
Digital input low voltage	V _{INL}	CS, RD, HBEN, CLK IN. V _{DD} = 4.75 V	All	1, 2, 3		0.8	V
Digital input high voltage	V _{INH}	V _{SS} = -15 V	All	1, 2, 3	2.4		
Digital input capacitance	C _{IN}		All	13		10	pF
Digital input current	l _{iN}	CS, RD, HBEN. $V_{DD} = 5.25 \text{ V},$ $V_{SS} = -15 \text{ V}, A_{IN} = 0 \text{ to } V_{DD}$	All	1, 2, 3		±10	μΑ
		CLK IN. V_{DD} = 5.25 V, V _{SS} = -15 V, A _{IN} = 0 to V _{DD}	All			±20	
See footnotes at end of tab	le.						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87591
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	5

	TAB	BLE I. Electrical performance char	acteristics	- continued.			
Test	Symbol	$Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C$	Device types	Group A subgroups	Lin	nits	Unit
		unless otherwise specified	<u> </u>		Min	Max	
Digital output low voltage	V _{OL}	D11-D0/8, BUSY, CLK OUT V _{DD} = 4.75 V, V _{SS} = -15 V,	All	1, 2, 3		0.4	V
Digital output high voltage	V _{OH}	Isink = 1.6 mA, Isource = 200 μA	All	1, 2, 3	4.0		
Floating state leakage current	V _{OL}	D11-D0/8. V _{DD} = 5.25 V, V _{SS} = -15 V	All	1, 2, 3		±10	μΑ
Floating state output capacitance	C _{OUT}		All	13, 14, 15		15	pF
Conversion time using synchronous clock	t _{CONV}		04, 05, 06	13, 14, 15		5	μs
			01, 02, 03]		12.5	
Conversion time using asynchronous clock <u>1</u> /	t _{CONV}		04, 05, 06	9, 10, 11	4.8	5.2	
			01, 02, 03]	12.0	13.0	
Power supply current from V_{DD}	I _{DD}	V_{DD} = 5.25 V, V_{SS} = -15.75 V	All	1, 2, 3		7	mA
Power supply current from V_{SS}	I _{SS}	$CS = \overline{RD} = \overline{BUSY} = HIGH$ $A_{IN} = 5 V$	All	1, 2, 3		12	
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ setup time	t ₁	See figures 4, 5, 6, and 7 <u>2</u> /	All	9, 14, 15	0		ns
RD to BUSY	t2		All	9		190	
propagation delay			 	14, 15		270	
Data access time after	t ₃ <u>3</u> /		All	9		110	
\overline{RD} , $C_L = 60 \text{ pF}$ (see figure 2) <u>4</u> /				14, 15		150	
Data access time after	t ₃ <u>3</u> /		All	9		125	
\overline{RD} , C _L = 100 pF (see figure 2)				14, 15		170	
RD pulse width	t4		All	9, 14, 15	t ₃		
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ hold time	t5		All	9, 14, 15	0		
See footnotes at end of tak	ble.						

SIZE STANDARD 5962-87591 Α **MICROCIRCUIT DRAWING** DLA LAND AND MARITIME **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 D 6

TABLE I. Electrical performance characteristics - continued.									
Test	Symbol	Conditions -55°C \leq T _A \leq +125°C	Device types	Group A subgroups	Lin	nits	Unit		
		unless otherwise specified		 	Min	Max			
Data setup time after	t ₆ <u>3</u> /	See figures 4, 5, 6, and 7 <u>2</u> /	All	9		70	ns		
$\overline{\text{BUSY}}$, $C_L = 60 \text{ pF}$ (see figure 2)				14, 15		100			
Bus relinquish time	t ₇ <u>5</u> /		All	9	35	90			
(see figure 3)				14, 15	20	90			
HBEN to RD setup time	t ₈	-	All	9, 14, 15	0				
HBEN to RD hold time	t9		All	9, 14, 15	0				
Delay between successive read operations	t ₁₀		All	9, 14, 15	500				

Conversion time using asynchronous clock is measured by setting the clock frequency at the appropriate value (see 1.4) 1/ and checking all remaining tested specifications.

All input control signals are specified with $t_r = t_f = 5$ ns (10 percent to 90 percent of +5 V) and timed from a voltage level of <u>2</u>/ 1.6 V. Time t₆ and t₁₀ are measured only for the initial test and after process or design changes which may affect switching parameters.

3/ Time t₃ and t₆ are measured with the load circuits of figure 2 and defined as the time required for an output to cross 0.8 V or 2.4 V.

<u>4/</u> <u>5</u>/ If not tested, shall be guaranteed to the limits specified in table I herein.

Time t_7 is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of figure 3.


STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-87591
		REVISION LEVEL D	SHEET 7


r			
Device type	ALL		
Case outline	L	3	
Terminal number	Terminal symbol		
1	AIN	NC	
2	V _{REF}	AIN	
3	AGND	V _{REF}	
4	D11	AGND	
5	D10	D11	
6	D9	D10	
7	D8	D9	
8	D7	NC	
9	D6	D8	
10	D5	D7	
11	D4	D6	
12	DGND	D5	
13	D3/11	D4	
14	D2/10	DGND	
15	D1/9	NC	
16	D0/8	D3/11	
17	CLK IN	D2/10	
18	CLK OUT	D1/9	
19	HBEN	D0/8	
20	RD	CLK IN	
21	CS	CLK OUT	
22	BUSY	NC	
23	V _{ss}	HBEN	
24	V _{dd}	RD	
25		CS	
26		BUSY	
27		Vss	
28		V _{dd}	


NC = no connect

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-87591
		REVISION LEVEL D	SHEET 8







DSCC FORM 2234 APR 97





FIGURE 4. Slow memory mode, parallel read timing diagrams.







FIGURE 6. ROM mode, parallel read bus timing diagrams.



4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. Special subgroup 12 (as referenced in table I) added for grading and selection tests at +25°C not included in PDA.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*, 2, 3, 9, 10, 11, 12
Group A test requirements (method 5005)	1, 2, 3, 9, 10, 11, 12, 13**, 14**, 15**
Groups C and D end-point electrical parameters (method 5005)	1, 12

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

** Special subgroups 13, 14, and 15 shall be measured only for initial test and after process or design changes and shall be guaranteed to the limits specified in table I. Subgroup 13 is +25°C, 14 is +125°C, and 15 is -55°C.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, 6, 7, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-87591
		REVISION LEVEL D	SHEET 12

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-87591
		REVISION LEVEL D	SHEET 13

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-01-25

Approved sources of supply for SMD 5962-87591 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8759101LA	24355	AD7572SQ12/883B
	1ES66	MX7572SQ12/883B
5962-87591013C	1ES66	MX7572SE12/883B
5962-8759102LA	<u>3</u> /	AD7572TQ12/883B
5962-87591023A	<u>3</u> /	AD7572TE12/883B
5962-8759103LA	<u>3</u> /	AD7572UQ12/883B
5962-87591033A	<u>3</u> /	AD7572UE12/883B
5962-8759104LA	24355	AD7572SQ05/883B
	1ES66	MX7572SQ05/883B
5962-87591043A	24355	AD7572SE05/883B
5962-87591043C	1ES66	MX7572SE05/883B
5962-8759105LA	24355	AD7572TQ05/883B
5962-87591053A	24355	AD7572TE05/883B
5962-8759106LA	<u>3</u> /	AD7572UQ05/883B
5962-87591063A	<u>3</u> /	AD7572UE05/883B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address	
24355	Analog Devices Route 1 Industrial Par P.O. Box 9106 Norwood, MA 02062 Point of contact: Ra Lin	
1ES66	Maxim Integrated Prov 120 San Gabriel Drive Sunnyvale, CA 94086	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.