


TPIC5223L

2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

- Low $r_{DS(on)}$. . . 0.38 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 3 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

**D PACKAGE
(TOP VIEW)**




NC – No internal connection

description

The TPIC5223L is a monolithic gate-protected logic-level power DMOS array that consists of two electrically isolated independent N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5223L is offered in a standard eight-pin small-outline surface-mount (D) package and is characterized for operation over the case temperature of -40°C to 125°C .

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

TPIC5223L

2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

| | |
|--|--|
| Drain-to-source voltage, V_{DS} | 60 V |
| Source-to-GND voltage | 100 V |
| Drain-to-GND voltage | 100 V |
| Gate-to-source voltage range, V_{GS} | -9 V to 18 V |
| Continuous drain current, each output, $T_C = 25^\circ\text{C}$ | 1 A |
| Continuous source-to-drain diode current, $T_C = 25^\circ\text{C}$ | 1 A |
| Pulsed drain current, each output, I_{max} , $T_C = 25^\circ\text{C}$ (see Note 1 and Figure 15) | 3 A |
| Continuous gate-to-source zener diode current, $T_C = 25^\circ\text{C}$ | ± 50 mA |
| Pulsed gate-to-source zener-diode current, $T_C = 25^\circ\text{C}$ | ± 500 mA |
| Single-pulse avalanche energy, E_{AS} , $T_C = 25^\circ\text{C}$ (see Figures 4 and 16) | 108 mJ |
| Continuous total power dissipation, $T_C = 25^\circ\text{C}$ (see Figure 15) | 0.95 W |
| Operating virtual junction temperature range, T_J | -40°C to 150°C |
| Operating case temperature range, T_C | -40°C to 125°C |
| Storage temperature range, T_{stg} | -65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TPIC5223L
2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL
POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

electrical characteristics, $T_C = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---------------|---|---|---------------------------------|------|-------|-------|---------------|
| $V_{(BR)DSX}$ | Drain-to-source breakdown voltage | $I_D = 250 \mu\text{A}$, | $V_{GS} = 0$ | 60 | | | V |
| $V_{GS(th)}$ | Gate-to-source threshold voltage | $I_D = 1 \text{ mA}$, See Figure 5 | $V_{DS} = V_{GS}$, | 1.5 | 2.05 | 2.2 | V |
| $V_{(BR)GS}$ | Gate-to-source breakdown voltage | $I_{GS} = 250 \mu\text{A}$ | | 18 | | | V |
| $V_{(BR)SG}$ | Source-to-gate breakdown voltage | $I_{SG} = 250 \mu\text{A}$ | | 9 | | | V |
| $V_{(BR)}$ | Reverse drain-to-GND breakdown voltage (across D1, D2) | Drain-to-GND current = $250 \mu\text{A}$ | | 100 | | | V |
| $V_{DS(on)}$ | Drain-to-source on-state voltage | $I_D = 1 \text{ A}$, See Notes 2 and 3 | $V_{GS} = 5 \text{ V}$, | | 0.375 | 0.425 | V |
| $V_{F(SD)}$ | Forward on-state voltage, source-to-drain | $I_S = 1 \text{ A}$, $V_{GS} = 0$ (Z1, Z2), See Notes 2 and 3 and Figure 12 | | | 0.85 | 1.2 | V |
| V_F | Forward on-state voltage, GND-to-drain | $I_D = 1 \text{ A}$ (D1, D2), See Notes 2 and 3 | | | 3 | | V |
| I_{DSS} | Zero-gate-voltage drain current | $V_{DS} = 48 \text{ V}$, $V_{GS} = 0$ | $T_C = 25^\circ\text{C}$ | 0.05 | 1 | | μA |
| | | | $T_C = 125^\circ\text{C}$ | 0.5 | 10 | | |
| I_{GSSF} | Forward-gate current, drain short circuited to source | $V_{GS} = 15 \text{ V}$, | $V_{DS} = 0$ | | 20 | 200 | nA |
| I_{GSSR} | Reverse-gate current, drain short circuited to source | $V_{SG} = 5 \text{ V}$, | $V_{DS} = 0$ | | 10 | 100 | nA |
| I_{lkg} | Leakage current, drain-to-GND | $V_{DGND} = 48 \text{ V}$ | $T_C = 25^\circ\text{C}$ | 0.05 | 1 | | μA |
| | | | $T_C = 125^\circ\text{C}$ | 0.5 | 10 | | |
| $r_{DS(on)}$ | Static drain-to-source on-state resistance | $V_{GS} = 5 \text{ V}$, $I_D = 1 \text{ A}$, See Notes 2 and 3 and Figures 6 and 7 | $T_C = 25^\circ\text{C}$ | 0.38 | 0.43 | | Ω |
| | | | $T_C = 125^\circ\text{C}$ | 0.61 | 0.65 | | |
| g_{fs} | Forward transconductance | $V_{DS} = 15 \text{ V}$, See Notes 2 and 3 and Figure 9 | $I_D = 500 \text{ mA}$, | 1.2 | 1.49 | | S |
| C_{iss} | Short-circuit input capacitance, common source | | | | 150 | 190 | pF |
| C_{oss} | Short-circuit output capacitance, common source | $V_{DS} = 25 \text{ V}$, $f = 1 \text{ MHz}$, | $V_{GS} = 0$, See Figure 11 | | 100 | 125 | |
| C_{rss} | Short-circuit reverse transfer capacitance, common source | | | | 40 | 50 | |

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.
3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, $T_C = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|-----------------------|--|--|-----------|-----|-----|------|
| t_{rr} | Reverse-recovery time | $I_S = 500 \text{ mA}$, $V_{GS} = 0$, See Figures 1 and 14 | $V_{DS} = 48 \text{ V}$, $di/dt = 100 \text{ A}/\mu\text{s}$, | Z1 and Z2 | 50 | | ns |
| | | | | D1 and D2 | 210 | | |
| Q_{RR} | Total diode charge | | | Z1 and Z2 | 50 | | nC |
| | | | | D1 and D2 | 800 | | |



TPIC5223L
2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL
POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

resistive-load switching characteristics, $T_C = 25^\circ\text{C}$


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|-----|------|-----|----------|
| $t_{d(on)}$ Turn-on delay time | $V_{DD} = 25\text{ V}$, $R_L = 50\ \Omega$, $t_{r1} = 10\text{ ns}$, $t_{f1} = 10\text{ ns}$, See Figure 2 | | 34 | 70 | ns |
| $t_{d(off)}$ Turn-off delay time | | | 20 | 40 | |
| t_{r1} Rise time | | | 28 | 55 | |
| t_{f2} Fall time | | | 15 | 30 | |
| Q_g Total gate charge | $V_{DS} = 48\text{ V}$, $I_D = 500\text{ mA}$, $V_{GS} = 5\text{ V}$, See Figure 3 | | 3.1 | 3.8 | nC |
| $Q_{gs(th)}$ Threshold gate-to-source charge | | | 0.5 | 0.6 | |
| Q_{gd} Gate-to-drain charge | | | 1.9 | 2.3 | |
| L_D Internal drain inductance | | | 5 | | nH |
| L_S Internal source inductance | | | 5 | | |
| R_g Internal gate resistance | | | 0.25 | | Ω |

thermal resistance

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|-------------------|-----|------|-----|--------------------|
| $R_{\theta JA}$ Junction-to-ambient thermal resistance | See Notes 4 and 7 | | 130 | | $^\circ\text{C/W}$ |
| $R_{\theta JB}$ Junction-to-board thermal resistance | See Notes 5 and 7 | | 78.6 | | |
| $R_{\theta JP}$ Junction-to-pin thermal resistance | See Notes 6 and 7 | | 34 | | |

- NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
 5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.
 6. Package mounted in intimate contact with infinite heatsink.
 7. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION




† I_{RM} = maximum recovery current
 ‡ The above waveform is representative of D1 and D2 in shape only.

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

TPIC5223L
2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL
POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

- NOTES: A. The pulse generator has the following characteristics: $t_r \leq 10$ ns, $t_f \leq 10$ ns, $Z_O = 50 \Omega$.
 B. Input pulse duration (t_w) is increased until peak current $I_{AS} = 3$ A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 108$ mJ, where t_{av} = avalanche time.

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS




Figure 5




Figure 6

TYPICAL CHARACTERISTICS

**STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
 vs
 DRAIN CURRENT**




Figure 7

**DRAIN CURRENT
 vs
 DRAIN-TO-SOURCE VOLTAGE**




Figure 8

**DISTRIBUTION OF
 FORWARD TRANSCONDUCTANCE**




Figure 9

**DRAIN CURRENT
 vs
 GATE-TO-SOURCE VOLTAGE**








Figure 10


TPIC5223L
2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL
POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

TYPICAL CHARACTERISTICS



THERMAL INFORMATION



† Less than 2% duty cycle
 ‡ Device mounted in intimate contact with infinite heatsink.
 § Device mounted on FR4 printed-circuit board with no heatsink.

Figure 15





Figure 16

TPIC5223L
2-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL
POWER DMOS ARRAY

SLIS043A – NOVEMBER 1994 – REVISED SEPTEMBER 1995

THERMAL INFORMATION

D PACKAGE†
JUNCTION-TO-BOARD THERMAL RESISTANCE
VS
PULSE DURATION



† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$
 t_w = pulse duration
 t_c = cycle time
 d = duty cycle = t_w/t_c

Figure 17

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| TPIC5223LD | OBSOLETE | SOIC | D | 8 | | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com