
- Optimized for Off-Line and dc-to-dc Converters
- Low Start-Up Current (<1 mA)
- Automatic Feed-Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load-Response Characteristics
- Undervoltage Lockout With Hysteresis
- Double-Pulse Suppression
- High-Current Totem-Pole Output
- Internally Trimmed Bandgap Reference
- 500-kHz Operation
- Error Amplifier With Low Output Resistance
- Designed to Be Interchangeable With Unitrode UC2842 and UC3842 Series

D PACKAGE (TOP VIEW) COMP $\mathsf{\Pi}\,\mathsf{REF}$ 14 □ NC NC 2 13 VFB[3] 12 V_{CC} 11 VC NC 4 ISENSE [] 5 10 NC 6 9 **[**] GND RT/CT 8 POWER GROUND

NC - No internal connection



description

The UC284x and UC384x series of control integrated circuits provide the features that are

necessary to implement off-line or dc-to-dc fixed-frequency current-mode control schemes with a minimum number of external components. Some of the internally implemented circuits are an undervoltage lockout (UVLO), featuring a start-up current of less than 1 mA, and a precision reference trimmed for accuracy at the error amplifier input. Other internal circuits include logic to ensure latched operation, a pulse-width modulation (PWM) comparator (which also provides current-limit control), and a totem-pole output stage designed to source or sink high-peak current. The output stage, suitable for driving N-channel MOSFETs, is low when it is in the off state.

Major differences between members of these series are the UVLO thresholds and maximum duty-cycle ranges. Typical UVLO thresholds of 16 V (on) and 10 V (off) on the UCx842 and UCx844 devices make them ideally suited to off-line applications. The corresponding typical thresholds for the UCx843 and UCx845 devices are 8.4 V (on) and 7.6 V (off). The UCx842 and UCx843 devices can operate to duty cycles approaching 100%. A duty-cycle range of 0 to 50% is obtained by the UCx844 and UCx845 by the addition of an internal toggle flip-flop, which blanks the output off every other clock cycle.

The UC284x-series devices are characterized for operation from -40° C to 85° C. The UC384x-series devices are characterized for operation from 0° C to 70° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




AVAILABLE OPTIONS

	PA	CKAGED DEVICES		CHIP FORM
TJ	SMALL-OUTLINE (D)	SMALL-OUTLINE (D-8)	PLASTIC DIP (P)	(Y)
0°C to 70°C	UC3842D UC3843D UC3844D UC3845D	UC3842D-8 UC3843D-8 UC3844D-8 UC3845D-8	UC3842P UC3843P UC3844P UC3845P	UC3842Y UC3843Y UC3844Y UC3845Y
-40°C to 85°C	UC2842D UC2843D UC2844D UC2845D	UC2842D-8 UC2843D-8 UC2844D-8 UC2845D-8	UC2842P UC2843P UC2844P UC2845P	- - -

The D and D-8 packages are available taped and reeled. Add the suffix R to the device type (i.e., UC3842DR or UC3842DR-8). Chip forms are tested at 25°C.

functional block diagram



[†] The toggle flip-flop is present only in UC2844, UC2845, UC3844, and UC3845. Pin numbers shown are for the D Package.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1) (I _{CC} < 30 mA)	Self limiting
Analog input voltage range, V _I (VFB and ISENSE)	
Output voltage, VO (OUTPUT)	35 V
Input voltage, V _I , (VC, D package only)	
Supply current, I _{CC}	
Output current, IO	±1 A
Error amplifier output sink current	10 mA
Package thermal impedance, θ _{JA} (see Notes 2 and 3): D package	86°C/W
N package	127°C/W
Output energy (capacitive load)	5 μJ
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the device GND terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} and VC [‡]				30	V
Input voltage, V _I , RT/CT		0		5.5	V
Input voltage, V _I , VFB and ISENSE		0		5.5	V
Output voltage, V _O , OUTPUT		0		30	V
Output voltage, V _O , POWER GROUND [†]		-0.1		1	V
Supply current, externally limited, I _{CC}				25	mA
Average output current, IO				200	mA
Reference output current, IO(ref)				-20	mA
Timing capacitance, C _T					nF
Oscillator frequency, f _{OSC}			100	500	kHz
One wasting free circles an exeture T	UC284x	-40		85	° °
Operating free-air temperature, T _A	UC384x	0		70	°C

[‡]These recommended voltages for V_C and POWER GROUND apply only to the D package.



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 15 \text{ V}$ (see Note 4), $R_T = 10 \text{ k}\Omega$, $C_T = 3.3 \text{ nF}$ (unless otherwise specified)

reference section

DADAMETED	TEST CO	INDITIONS		UC284x			UC384x		LINIT
PARAMETER	TEST CO	MULLIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Output voltage	$I_O = 1 \text{ mA},$	T _J = 25°C	4.95	5	5.05	4.9	5	5.1	V
Line regulation	V _{CC} = 12 V to 25 V			6	20		6	20	mV
Load regulation	$I_O = 1 \text{ mA to } 20 \text{ mA}$			6	25		6	25	mV
Temperature coefficient of output voltage				0.2	0.4		0.2	0.4	mV√°C
Output voltage with worst-case variation	V _{CC} = 12 V to 25 V,	I _O = 1 mA to 20 mA	4.9		5.1	4.82		5.18	V
Output noise voltage	f = 10 Hz to 10 kHz,	T _J = 25°C		50			50		μV
Output-voltage long-term drift	After 1000 h at T _A = 2	25°C		5	25		5	25	mV
Short-circuit output current			-30	-100	-180	-30	-100	-180	mA

[†] All typical values are at $T_J = 25$ °C.

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

oscillator section

PARAMETER	TEST CONDITIONS	UC284x			UC384x			UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Oscillator frequency (see Note 5)	T _J = 25°C	47	52	57	47	52	57	kHz
Frequency change with supply voltage	V _{CC} = 12 V to 25 V		2	10		2	10	Hz/kHz
Frequency change with temperature			50			50		Hz/kHz
Peak-to-peak amplitude at RT/CT			1.7			1.7		V

[†] All typical values are at $T_J = 25$ °C.

NOTES: 4. Adjust V_{CC} above the start threshold before setting it to 15 V.

5. Output frequency equals oscillator frequency for the UCx842 and UCx843. Output frequency is one-half oscillator frequency for the UCx844 and UCx845.

error-amplifier section

PARAMETER	7507	CONDITIONS		UC284x			UC384x		UNIT	
PARAMETER	1531	CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	CIAIT	
Feedback input voltage	COMP at 2.5 V		2.45	2.50	2.55	2.42	2.50	2.58	V	
Input bias current				-0.3	-1		-0.3	-2	μА	
Open-loop voltage amplification	V _O = 2 V to 4 V		65	90		65	90		dB	
Gain-bandwidth product			0.7	1		0.7	1		MHz	
Supply-voltage rejection ratio	$V_{CC} = 12 \text{ V to } 2$	25 V	60	70		60	70		dB	
Output sink current	VFB at 2.7 V,	COMP at 1.1 V	2	6		2	6		mA	
Output source current	VFB at 2.3 V,	COMP at 5 V	-0.5	-0.8		-0.5	-0.8		mA	
High-level output voltage	VFB at 2.3 V,	$R_L = 15 \text{ k}\Omega \text{ to GND}$	5	6		5	6		V	
Low-level output voltage	VFB at 2.7 V,	$R_L = 15 \text{ k}\Omega \text{ to GND}$		0.7	1.1		0.7	1.1	V	

[†] All typical values are at $T_J = 25$ °C.

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.



electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (see Note 4), R_T = 10 k Ω , C_T = 3.3 nF (unless otherwise specified) (continued)

current-sense section

PARAMETER	TEST CONDITIONS		UC284x				UNIT		
PARAMETER	TEST COND	IIIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Voltage amplification	See Notes 6 and 7		2.85	3	3.13	2.85	3	3.15	V/V
Current-sense comparator threshold	COMP at 5 V,	See Note 6	0.9	1	1.1	0.9	1	1.1	V
Supply-voltage rejection ratio	$V_{CC} = 12 \text{ V to } 25 \text{ V},$	See Note 6		70			70		dB
Input bias current				-2	-10		-2	-10	μΑ
Delay time to output				150	300		150	300	ns

[†] All typical values are at $T_J = 25$ °C.

NOTES: 4. Adjust V_{CC} above the start threshold before setting it to 15 V.

- 6. These parameters are measured at the trip point of the latch, with VFB at 0 V.
- 7. Voltage amplification is measured between ISENSE and COMP, with the input changing from 0 V to 0.8 V.

output section

PARAMETER	TEST CONDITIONS		UC284x				UNIT	
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
High-level output voltage	I _{OH} = -20 mA	13	13.5		13	13.5		V
I light-level output voltage	I _{OH} = -200 mA	12	13.5		12	13.5		V
Low-level output voltage	I _{OL} = 20 mA		0.1	0.4		0.1	0.4	V
Low-level output voltage	I _{OL} = 200 mA		1.5	2.2		1.5	2.2	V
Rise time	$C_L = 1 \text{ nF}, \qquad T_J = 25^{\circ}C$		50	150		50	150	ns
Fall time	$C_L = 1 \text{ nF}, \qquad T_J = 25^{\circ}C$		50	150		50	150	ns

[†] All typical values are at T_J = 25°C.

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

undervoltage-lockout section

PARAMETER		UC284x				UNIT		
		MIN	TYP	MAX	MIN	TYP [†]	MAX	UNII
Start threshold voltage	UCx842, UCx844	15	16	17	14.5	16	17.5	V
Start threshold voltage	UCx843, UCx845	7.8	8.4	9	7.8	8.4	9	V
Minimum operating valtage ofter startup	UCx842, UCx844	9	10	11	8.5	10	11.5	V
Minimum operating voltage after startup	UCx843, UCx845	7	7.6	8.2	7	7.6	8.2	V

 $[\]overline{\dagger}$ All typical values are at T_J = 25°C.

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

pulse-width-modulator section

PARAMETER		UC284x			UC384x			UNIT
PARAMETER		MIN	TYP†	MAX	MIN	TYP†	MAX	UNII
Maximum duty avala	UCx842, UCx843	95%	97%	100%	95%	97%	100%	
Maximum duty cycle	UCx844, UCx845	46%	48%	50%	46%	48%	50%	
Minimum duty cycle				0			0	

[†] All typical values are at T_J = 25°C.

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 15 \text{ V}$ (see Note 4), $R_T = 10 \text{ k}\Omega$, $C_T = 3.3 \text{ nF}$ (unless otherwise specified) (continued)

supply voltage

PARAMETER	TEST CONDITIONS		UC284x			UC384x		
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
Start-up current			0.5	1		0.5	1	mA
Operating supply current	VFB and ISENSE at 0 V		11	17		11	17	mA
Limiting voltage	I _{CC} = 25 mA		34			34		V

electrical characteristics, V_{CC} = 15 V (see Note 4), R_T = 10 k Ω , C_T = 3.3 nF, T_J = 25°C (unless otherwise specified)

reference section

PARAMETER	TEST CONDITIONS	U		UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	0.411	
Output voltage	I _O = 1 mA		5		V	
Line regulation	V _{CC} = 12 V to 25 V		6		mV	
Load regulation	I _O = 1 mA to 20 mA		6		mV	
Temperature coefficient of output voltage			0.2		mV/°C	
Output noise voltage	f = 10 Hz to 10 kHz		50		μV	
Output-voltage long-term drift	After 1000 h at T _A = 25°C		5		mV	
Short-circuit output current			-100		mA	

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

oscillator section

PARAMETER	TEST CONDITIONS	UC384xY			UNIT
	TEST CONDITIONS	MIN	TYP	MAX	UNII
Oscillator frequency (see Note 5)			52		kHz
Frequency change with supply voltage	V _{CC} = 12 V to 25 V		2		Hz/kHz
Frequency change with temperature			5		Hz/kHz
Peak-to-peak amplitude at RT/CT			1.7		V

NOTES: 4. Adjust $V_{\hbox{CC}}$ above the start threshold before setting it to 15 V.



 $^{^{\}dagger}$ All typical values are at T_J = 25°C. NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

^{5.} Output frequency equals oscillator frequency for the UCx842 and UCx843. Output frequency is one-half oscillator frequency for the UCx844 and UCx845.

electrical characteristics, V_{CC} = 15 V (see Note 4), R_T = 10 k Ω , C_T = 3.3 nF, T_J = 25°C (unless otherwise specified) (continued)

error-amplifier section

PARAMETER	TEST CONDITIONS		UC384xY			UNIT
PARAMETER			MIN	TYP	MAX	ONIT
Feedback input voltage	COMP at 2.5 V			2.50		V
Input bias current				-0.3		μΑ
Open-loop voltage amplification	V _O = 2 V to 4 V			90		dB
Gain-bandwidth product				1		MHz
Supply-voltage rejection ratio	V _{CC} = 12 V to 25 V			70		dB
Output sink current	VFB at 2.7 V,	COMP at 1.1 V		6		mA
Output source current	VFB at 2.3 V,	COMP at 5 V		-0.8		mA
High-level output voltage	VFB at 2.3 V,	$R_L = 15 \text{ k}\Omega \text{ to GND}$		6		V
Low-level output voltage	VFB at 2.7 V,	$R_L = 15 \text{ k}\Omega$ to GND		0.7		V

NOTE Adjust $\rm V_{\hbox{\footnotesize CC}}$ above the start threshold before setting it to 15 V.

current-sense section

PARAMETER	TEST CO	TEST CONDITIONS		UC384xY		
PARAMETER	TEST CC	TEST CONDITIONS			MAX	UNIT
Voltage amplification	See Notes 6 and 7			3		V/V
Current-sense comparator threshold	COMP at 5 V,	See Note 6		1		V
Supply-voltage rejection ratio	$V_{CC} = 12 \text{ V to } 25 \text{ V},$	See Note 6		70		dB
Input bias current				-2		μΑ
Delay time to output				150		ns

NOTES: 4. Adjust V_{CC} above the start threshold before setting it to 15 V.

6. These parameters are measured at the trip point of the latch, with VFB at 0 $\rm V.$

7. Voltage amplification is measured between ISENSE and COMP, with the input changing from 0 V to 0.8 V.

output section

PARAMETER	TEST CONDITIONS	UC384xY			UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High level output voltage	$I_{OH} = -20 \text{ mA}$	13.5			V
High-level output voltage	$I_{OH} = -200 \text{ mA}$		13.5		V
Low level output veltage	I _{OL} = 20 mA		0.1		V
Low-level output voltage	I _{OL} = 200 mA		1.5		V
Rise time	C _L = 1 nF		50		ns
Fall time	C _L = 1 nF		50		ns

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

undervoltage-lockout section

PARAMETER		UC384xY			UNIT
		MIN	TYP	MAX	UNII
Start threshold voltage	UC3842Y, UC3844Y		16		V
	UC3843Y, UC3845Y		8.4		V
Minimum operating voltage after startup	UC3842Y, UC3844Y		10		V
	UC3843Y, UC3845Y		7.6		V

NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.



electrical characteristics, V_{CC} = 15 V (see Note 4), R_T = 10 k Ω , C_T = 3.3 nF, T_J = 25°C (unless otherwise specified) (continued)

pulse-width-modulator section

PARAMETER		UC384xY			UNIT
		MIN	TYP	MAX	UNIT
	UC3842Y, UC3843Y		97%		
Maximum duty cycle	UC3844Y, UC3845Y		48%		


NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

supply voltage

PARAMETER	TEST CONDITIONS	UC384xY			UNIT
FARAINETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Start-up current			0.5	1	mA
Operating supply current	VFB and ISENSE at 0 V		11	17	mA
Limiting voltage	I _{CC} = 25 mA		34		V


NOTE Adjust V_{CC} above the start threshold before setting it to 15 V.

APPLICATION INFORMATION



NOTE A: Error amplifier can source or sink up to 0.5 mA.

Figure 1. Error-Amplifier Configuration




NOTE A: Peak current (Is) is determined by the formula:

$$I_{S(max)} = \frac{1 \text{ V}}{R_S}$$

 $I_{S(max)} = \frac{1\ V}{R_S}$ A small RC filter formed by resistor R_f and capacitor C_f may be required to suppress switch transients.

Figure 2. Current-Sense Circuit




NOTE A: For RT > 5 k\Omega: $f \approx \frac{1.72}{R_T C_T}$

Figure 3. Oscillator Section



APPLICATION INFORMATION



open-loop laboratory test fixture

In the open-loop laboratory test fixture shown in Figure 6, high peak currents associated with loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to the GND terminal in a single-point ground. The transistor and $5-k\Omega$ potentiometer sample the oscillator waveform and apply an adjustable ramp to the ISENSE terminal.




Figure 6. Open-Loop Laboratory Test Fixture



APPLICATION INFORMATION

shutdown technique

The PWM controller (see Figure 7) can be shut down by two methods: either raise the voltage at ISENSE above 1 V or pull the COMP terminal below a voltage two diode drops above ground. Either method causes the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output remains low until the next clock cycle after the shutdown condition at the COMP or ISENSE terminal is removed. In one example, an externally latched shutdown can be accomplished by adding an SCR that resets by cycling V_{CC} below the lower UVLO threshold. At this point, the reference turns off, allowing the SCR to reset.




Figure 7. Shutdown Techniques

A fraction of the oscillator ramp can be resistively summed with the current-sense signal to provide slope compensation for converters requiring duty cycles over 50% (see Figure 8). Note that capacitor C forms a filter with R2 to suppress the leading-edge switch spikes.




Figure 8. Slope Compensation

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated