December 2000

QFET™

FQD7N10 / FQU7N10

FQD7N10 / FQU7N10 100V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as audio amplifiers, high efficiency switching DC/DC converters, and DC motor control.

Features

- 5.8A, 100V, R_{DS(on)} = 0.35Ω @V_{GS} = 10 V
- Low gate charge (typical 5.8 nC)
- Low Crss (typical 10 pF)
- · Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD7N10 / FQU7N10	Units
V _{DSS}	Drain-Source Voltage		100	V
I _D	Drain Current - Continuous ($T_C = 25^\circ$	(O°	5.8	Α
	- Continuous (T _C = 10	D°C)	3.67	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	23.2	Α
V _{GSS}	Gate-Source Voltage		± 25	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	50	mJ
I _{AR}	Avalanche Current	(Note 1)	5.8	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns
P _D	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W
	Power Dissipation ($T_C = 25^{\circ}C$)		25	W
	- Derate above 25°C		0.2	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C


Thermal Characteristics

©2000 Fairchild Semiconductor International


Symbol	Parameter	Тур	Max	Units °C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		5.0		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W	


Parameter	Test Conditions	Min	Тур	Max	Units
aracteristics					
V_{DSS} Drain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$					V
Breakdown Voltage Temperature	$I_D = 250 \ \mu$ A, Referenced to 25°C				V/°C
	$V_{DS} = 100 V. V_{CS} = 0 V$			1	μA
Zero Gate Voltage Drain Current					μΑ
Gate-Body Leakage Current, Forward					nA
Gate-Body Leakage Current, Reverse	$V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
				1	
3	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.0		4.0	V
Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.9 \text{ A}$		0.28	0.35	Ω
Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 2.9 \text{ A}$ (Note 4)		3.3		S
			100	250	~ Г
					pF
• •	f = 1.0 MHZ				pF pF
Turn-On Delay Time Turn-On Rise Time	$V_{DD} = 50 \text{ V}, \text{ I}_{D} = 7.3 \text{ A},$		7 24	25 60	ns ns
Turn-On Delay Time	V _{DD} = 50 V, I _D = 7.3 A,		7	25	ns
	$R_{G} = 25 \Omega$				ns
	(Note 4, 5)				ns
Total Gate Charge	$V_{DD} = 80 \text{ V}$ In = 7.3 A		5.8	7.5	nC
Gate-Source Charge			1.4		nC
Gate-Drain Charge	(Note 4, 5)		2.5		nC
Source Diede Chereotoriotics of	ad Maximum Datinga	L			r
ain-Source Diode Characteristics and Maximum Ratings Maximum Continuous Drain-Source Diode Forward Current				5.8	A
Maximum Continuous Drain-Source Dic	ode Forward Current			0.0	
				23.2	Α
Maximum Pulsed Drain-Source Diode F	Forward Current			23.2 1.5	A V
			 70	23.2 1.5 	
	Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage Current, Forward Gate-Body Leakage Current, Reverse aracteristics Gate Threshold Voltage Static Drain-Source On-Resistance Forward Transconductance ic Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	CoefficientID $2.50 \ \mu$ A, Referenced to $2.5 \ C$ Zero Gate Voltage Drain Current $V_{DS} = 100 \ V, V_{GS} = 0 \ V$ Gate-Body Leakage Current, Forward $V_{GS} = 25 \ V, V_{DS} = 0 \ V$ Gate-Body Leakage Current, Reverse $V_{GS} = -25 \ V, V_{DS} = 0 \ V$ Gate-Body Leakage Current, Reverse $V_{GS} = -25 \ V, V_{DS} = 0 \ V$ tracteristics $V_{GS} = -25 \ V, V_{DS} = 0 \ V$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 250 \ \mu$ AStatic Drain-Source $V_{GS} = 10 \ V, I_D = 2.9 \ A$ On-Resistance $V_{DS} = 40 \ V, I_D = 2.9 \ A$ Forward Transconductance $V_{DS} = 40 \ V, I_D = 2.9 \ A$ Input Capacitance $V_{DS} = 25 \ V, V_{GS} = 0 \ V, f = 1.0 \ MHz$ Reverse Transfer Capacitance $V_{DS} = 25 \ V, V_{GS} = 0 \ V, f = 1.0 \ MHz$ Turn-On Delay Time $V_{DD} = 50 \ V, I_D = 7.3 \ A, R_G = 25 \ \Omega$ Turn-Off Fall Time(Note 4, 5)Total Gate Charge $V_{DS} = 80 \ V, I_D = 7.3 \ A, V_{GS} = 10 \ V$	$\begin{tabular}{ c c c c c } \hline ID = 230 \ \mu A, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$\begin{tabular}{ c c c c } \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & 0.1 \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 250 \ \mu A, \ Referenced to 25 \ C & & \\ \hline ID = 2.9 \ A & & 0.28 \\ \hline ID = 2.9 \ A & (Note 4) \ & 3.3 \\ \hline ID = 2.9 \ A & (Note 4) \ & 3.3 \\ \hline ID = 2.9 \ A & (Note 4) \ & 3.3 \\ \hline ID = 2.9 \ A & (Note 4) \ & 3.3 \\ \hline ID = 2.9 \ A & (Note 4) \ & 190 \\ \hline ID = 2.9 \ A & (Note 4) \ & 10 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 10 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 19 \\ \hline ID = 1.4 \ ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ A & (Note 4, 5) \ & 1.4 \\ \hline ID = 2.9 \ $	$\begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

FQD7N10 / FQU7N10





©2000 Fairchild Semiconductor International






©2000 Fairchild Semiconductor International







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM E²CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FASTrTM GTOTM HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

			arametric Cross Reference
Fairchild Semiconductor		SPEARCH Pa	trametric Cross Reference
		enace D	Product Folders and Applica
find products	<u>Home</u> >> <u>Find products</u> >>		
Products groups	FQD7N10		Related Links
Analog and Mixed	100V N-Channel QFET		Request samples
<u>Signal</u>	Contents	Datasheet	Dotted line
<u>Discrete</u>	General description Features Product	Download this	How to order products Dotted line
Interface Logic	status/pricing/packaging	<u>datasheet</u>	Product Change Notices
Microcontrollers		PDF	(PCNs)
Non-Volatile			Dotted line Support
<u> </u>	General description	e-mail this datashee	
Optoelectronics Markets and		[E-	Distributor and field sales representatives
applications	These N-Channel enhancement mode power		Dotted line
New products	field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS	This page	Quality and reliability
Product selection and	technology.	Print version	Dotted line Design tools
parametric search			Design tools
Cross-reference	This advanced technology is especially tailored to minimize on-state resistance, provide		
<u>search</u>	superior switching performance, and withstand		
technical information	a high energy pulse in the avalanche and		
buy products	commutation modes. These devices are well suited for low voltage applications such as		
· · ·	audio amplifier, high efficiency switching	-	
technical support	DC/DC converters, and DC motor control.		
my Fairchild	_		
company	back to top		

Features

- 5.8A, 100V, $R_{DS(on)} = 0.35\Omega @V_{GS} = 10V$
- Low gate charge (typical 5.8nC)
- Low Crss (typical 10pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method

FQD7N10TF	Full Production	\$0.34	TO-252(DPAK)	2	TAPE REEL
FQD7N10TM	Full Production	\$0.34	TO-252(DPAK)	2	TAPE REEL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor