## Features

- 2.5 V or 3.3 V operation
- Split output bank power supplies
- Output frequency range: $6 \mathbf{M H z}$ to 200 MHz
- Output-output skew < 150 ps
- Cycle-cycle jitter < 100 ps
- Selectable positive or negative edge synchronization
- Selectable phase-locked loop (PLL) frequency range
- 8 LVTTL outputs driving $50 \Omega$ terminated lines
- LVCMOS/LVTTL Over-voltage tolerant reference input
- $2 x, 4 x$ multiply and ( $1 / 2$ )x, (1/4)x divide ratios
- Spread-Spectrum-compatible
- Pin-compatible with IDT5V9950 and IDT5T9950
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 32-pin TQFP package


## Functional Description

The CY2V9950 is a low-voltage, low-power, eight-output, $200-\mathrm{MHz}$ clock driver. It features functions necessary to optimize the timing of high performance computer and communication systems.
The user can program the output banks through $3 \mathrm{~F}[0: 1]$ and $4 \mathrm{~F}[0: 1]$ pins. Any one of the outputs can be connected to feedback input to achieve different reference frequency multiplication and divide ratios and zero input-output delay.
The device also features split output bank power supplies which enable the user to run two banks (1Qn and 2Qn) at a power supply level different from that of the other two banks (3Qn and 4Qn). Additionally, the PE pin controls the synchronization of the output signals to either the rising or the falling edge of the reference clock.


Pin Configuration


## Pin Definitions

| Pin | Name | I/O ${ }^{[1]}$ | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| 29 | REF | I | LVTTL/LVCMOS | Reference Clock Input. |
| 13 | FB | 1 | LVTTL | Feedback Input. |
| 27 | TEST | 1 | 3-Level | When MID or HIGH, disables PLL (except for conditions of note 3). REF goes to all outputs. Set LOW for normal operation. |
| 22 | sOE\# | I, PD | 2-Level | Synchronous Output Enable. When HIGH, it stops clock outputs (except 2Q0 and 2Q1) in a LOW state (for PE $=\mathrm{H}$ or M) - 2Q0 and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE\# is high, the $\mathrm{nF}[1: 0]$ pins act as output disable controls for individual banks when nF[1:0] = LL. Set sOE\# LOW for normal operation. |
| 4 | PE | I, PU | LVTTL | Selects Positive or Negative Edge Control and High or Low output drive strength. When LOW / HIGH the outputs are synchronized with the negative/positive edge of the reference clock. Please see Table 5. |
| $\begin{aligned} & 24,23,26, \\ & 25,1,32,3,2 \end{aligned}$ | nF[1:0] | 1 | 3-Level | Select frequency of the outputs. Please see Tables 1 and 2. |
| 31 | FS | 1 | 3-Level | Selects VCO operating frequency range. Please see Table 4. |
| $\begin{aligned} & \hline 19,20,15, \\ & 16,10,11,6 \\ & 7 \end{aligned}$ | nQ[1:0] | 0 | LVTTL | Four banks of two outputs. Please see Tables 1 and 2 for frequency settings. |
| 21 | VDDQ1 ${ }^{[2]}$ | PWR | Power | Power supply for Bank 1 and Bank 2 output buffers. Please see Table 6 for supply level constraints |
| 12 | VDDQ3 ${ }^{[2]}$ | PWR | Power | Power supply for Bank 3 output buffers. Please see Table 6 for supply level constraints |
| 5 | VDDQ4 ${ }^{[2]}$ | PWR | Power | Power supply for Bank 4 output buffers. Please see Table 6 for supply level constraints |
| 14,30 | VDD ${ }^{[2]}$ | PWR | Power | Power supply for internal circuitry. Please see Table 6 for supply level constraints |
| $\begin{aligned} & 8,9,17,18 \\ & 28 \end{aligned}$ | VSS | PWR | Power | Ground. |

## Device Configuration

The outputs of the CY2V9950 can be configured to run at frequencies ranging from 6 to 200 MHz . Banks 3 and 4 output dividers are controlled by $3 \mathrm{~F}[1: 0]$ and $4 \mathrm{~F}[1: 0]$ as indicated in Table 1 and 2 respectively.
Table 1. Output Divider Settings - Bank 3

| 3F[1:0] | $\mathbf{K}$ - Bank3 Output Divider |
| :---: | :---: |
| $\mathrm{LL}^{[4]}$ | 2 |
| HH | 4 |
| Other | 1 |

Table 2. Output Divider Settings - Bank 4

| 4F[1:0] | $\mathbf{M}$ - Bank4 Output Divider |
| :---: | :---: |
| $\mathrm{LL}^{[4]}$ | 2 |
| HH | Inverted $^{[5]}$ |
| Other | 1 |

The divider settings, output frequencies, and possible configurations of connecting FB to ANY output are summarized in Table 3.
Table 3. Output Frequency Settings

| Configuration | Output Frequency |  |  |
| :---: | :---: | :---: | :---: |
| FB to | $1 Q, 2 Q{ }^{[6]}$ | $3 Q$ | $4 Q$ |
| $1 Q n, 2 Q n$ | $F_{R E F}$ | $(1 / K) \times F_{R E F}$ | $(1 / M) \times F_{R E F}$ |
| $3 Q n$ | $K \times F_{R E F}$ | $F_{R E F}$ | $(K / M) \times F_{R E F}$ |
| $4 Q n$ | $M \times F_{\text {REF }}$ | $(M / K) \times F_{R E F}$ | $F_{R E F}$ |

The 3-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY2V9950 PLL operating frequency range that corresponds to each FS level is given in Table 4.

1. 'PD' indicates an internal pull-down and 'PU' indicates an internal pull-up. ' 3 ' indicates a three-level input buffer.
2. A bypass capacitor $(0.1 \mu \mathrm{~F})$ should be placed as close as possible to each positive power pin ( $<0.2^{\prime \prime}$ ). If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the traces.
3. When TEST = MID and sOE\# = HIGH, PLL remains active with $\mathrm{nF}[1: 0]=\mathrm{LL}$ functioning as an output disable control for individual output banks. The $1 \mathrm{~F}[0: 1]$ and $2 \mathrm{~F}[0: 1]$ pins should be either tied to mid-level or left floating (on-chip resistors will bias to mid-level) during normal operation.
4. LL disables outputs if TEST $=$ MID and sOE\# $=$ HIGH
5. When $4 \mathrm{Q}[0: 1]$ are set to run inverted (HH mode), sOE\# disables these outputs HIGH when PE $=$ HIGH, sOE\# disables them LOW when PE $=$ LOW.
6. These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the VCO operating frequency at a given reference frequency ( $\mathrm{F}_{\mathrm{REF}}$ ) and divider and feedback configurations. The user must select a configuration and a reference frequency that will generate a VCO frequency that is within the range specified by FS pin. Refer to Table 4.

Table 4. Frequency Range Select

| FS | PLL Frequency Range |
| :---: | :---: |
| L | 24 to 50 MHz |
| M | 48 to 100 MHz |
| H | 96 to 200 MHz |

The PE pin determines whether the outputs synchronize to the rising edge or the falling edge of the reference signal, as indicated in Table 5.

Table 5. PE Settings

| PE | Synchronization |
| :---: | :---: |
| L | Negative |
| H | Positive |

The CY2V9950 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3 V and 2.5 V output signals from one device. The core power supply (VDD) must be set a level which is equal or higher than that on any one of the output power supplies.

Table 6. Power Supply Constraints

| VDD | VDDQ1 $^{[7]}$ | VDDQ3 $^{[7]}$ | VDDQ4 $^{[7]}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V | 3.3 V or 2.5 V | 3.3 V or 2.5 V | 3.3 V or 2.5 V |
| 2.5 V | 2.5 V | 2.5 V | 2.5 V |

## Governing Agencies

The following agencies provide specifications that apply to the CY2V9950. The agency name and relevant specification is listed below.

| Agency Name | Specification |
| :---: | :--- |
| JEDEC | JESD 51 (Theta JA) |
|  | JESD 65 (Skew, Jitter) |
| IEEE | 1596.3 (Jiter Specs) |
| UL-194_V0 | 94 (Moisture Grading) |
| MIL | 883E Method 1012.1 (Therma Theta JC) |

## Absolute Maximum Conditions

| Parameter | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Operating Voltage | Functional @ 2.5V $\pm 5 \%$ | 2.25 | 2.75 | V |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Voltage | Functional @ 3.3V $\pm 10 \%$ | 2.97 | 3.63 | V |
| $\mathrm{V}_{\text {IN(MIN })}$ | Input Voltage | Relative to $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | - | V |
| $\mathrm{V}_{\text {IN(MAX) }}$ | Input Voltage | Relative to $\mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{T}_{\text {S }}$ | Temperature, Storage | Non Functional | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature, Operating Ambient | Functional | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Temperature, Junction | Functional | - | 155 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | ESD Protection (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | - | V |
| $\varnothing_{\text {JC }}$ | Dissipation, Junction to Case | Mil-Spec 883E Method 1012.1 | 42 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\varnothing_{\text {JA }}$ | Dissipation, Junction to Ambient | JEDEC (JESD 51) | 105 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| UL-94 | Flammability Rating | @1/8 in. | V-0 |  |  |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |
| $\mathrm{F}_{\text {IT }}$ | Failure in Time | Manufacturing Testing | 10 |  | ppm |

DC Electrical Specifications @ 2.5V

| Parameter | Description | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | 2.5 Operating Voltage | $2.5 \mathrm{~V} \pm 5 \%$ | 2.375 | 2.625 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | REF, FB, PE, and sOE\# Inputs | - | 0.7 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 1.7 | - | V |
| $\mathrm{V}_{1 \mathrm{HH}}{ }^{[8]}$ | Input HIGH Voltage | 3-Level Inputs <br> (TEST, FS, nF[1:0]) <br> (These pins are normally wired to VDD,GND or unconnected) | $\mathrm{V}_{\mathrm{DD}}--0.4$ | - | V |
| $\mathrm{V}_{\text {IMM }}{ }^{[8]}$ | Input MID Voltage |  | $\mathrm{V}_{\mathrm{DD}} / 2-0.2$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2+ \\ 0.2 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{ILL}}{ }^{\text {8] }}$ | Input LOW Voltage |  | - | 0.4 | V |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{G}_{\mathrm{ND}}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{Max}$ <br> (REF, PE, and FB inputs) | -5 | 5 | $\mu \mathrm{A}$ |

## Notes:

7. VDDQ1/3/4 must not be set at a level higher than that of VDD . They can be set at different levels from each other, e.g., $\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VDDQ1}=3.3 \mathrm{~V}, \mathrm{VDDQ} 3$ $=2.5 \mathrm{~V}$ and $\mathrm{VDDQ} 4=2.5 \mathrm{~V}$.
8. These Inputs are normally wired to VDD, GND or unconnected. Internal termination resistors bias unconnected inputs to VDD/2.

DC Electrical Specifications @ 2.5V (continued)

| $\mathrm{I}_{3}$ | 3-Level Input DC Current | HIGH, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | 3-Level Inputs (TEST, FS, nF[1:0]) | - | 200 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MID, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2$ |  | -50 | 50 | $\mu \mathrm{A}$ |
|  |  | LOW, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  | -200 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PU}}$ | Input Pull-up Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}, \mathrm{V}_{\mathrm{DD}}=\operatorname{Max}$ |  | -25 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PD }}$ | Input Pull-down Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=\mathrm{Max},(\mathrm{sOE} \#)$ |  | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \mathrm{(nQ[0:1])}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\left.\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \mathrm{(nQ}[0: 1]\right)$ |  | 2.0 | - | V |
| ${ }^{\text {I DDQ }}$ | Quiescent Supply Current | VDD = Max, TEST = MID, REF = LOW, sOE\# = LOW, Outputs not loaded |  | - | 2 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Dynamic Supply Current | @100 MHz |  | 150 |  | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  |  | 4 |  | pF |

## DC Electrical Specifications @ 3.3V

| Parameter | Description | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | 3.3 Operating Voltage | $3.3 \mathrm{~V} \pm 10 \%$ |  | 2.97 | 3.63 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | REF, FB, PE, and sOE\# Inputs |  | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  |  | 2.0 | - | V |
| $\mathrm{V}_{1 \mathrm{HH}}{ }^{[8]}$ | Input HIGH Voltage | 3-Level Inputs |  | $\mathrm{V}_{\mathrm{DD}}--0.6$ | - | V |
| $\mathrm{V}_{\mathrm{IMM}}{ }^{[8]}$ | Input MID Voltage | (TEST, FS, nF[ <br> (These pins are | y wired to | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2- \\ 0.3 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} / 2+ \\ 0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{ILL}}{ }^{\text {8] }}$ | Input LOW Voltage |  |  | - | 0.6 | V |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{G}_{\mathrm{ND}}, \mathrm{~V}_{\mathrm{I}}$ <br> (REF, PE, and FB |  | -5 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{3}$ | 3-Level Input DC Current | HIGH, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | 3-Level | - | 200 | $\mu \mathrm{A}$ |
|  |  | MID, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}} / 2$ | Inputs | -50 | 50 | $\mu \mathrm{A}$ |
|  |  | LOW, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | nF[1:0]) | -200 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{PU}}$ | Input Pull-Up Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {DD }}=$ |  | -100 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {PD }}$ | Input Pull-Down Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}$ | (sOE\#) | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA},(\mathrm{nQ}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA},(\mathrm{nQ}$ |  | 2.4 | - | V |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent Supply Current | $\begin{aligned} & \text { VDD = Max, TES } \\ & \text { LOW, sOE\# = LO } \\ & \text { loaded } \end{aligned}$ | D, REF = puts not | - | 2 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Dynamic Supply Current | @100 MHz |  |  |  | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  |  |  |  | pF |

## AC Input Specifications

| Parameter | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Input Rise/Fall Time | 0.8V-2.0V | - | 10 | ns/V |
| $\mathrm{T}_{\text {PWC }}$ | Input Clock Pulse | HIGH or LOW | 2 | - | ns |
| $\mathrm{T}_{\text {DCIN }}$ | Input Duty Cycle |  | 10 | 90 | \% |
| $\mathrm{F}_{\text {REF }}$ | Reference Input Frequency | FS = LOW | 6 | 50 | MHz |
|  |  | FS = MID | 12 | 100 |  |
|  |  | FS $=\mathrm{HIGH}$ | 24 | 200 |  |

## Switching Characteristics

| Parameter | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {OR }}$ | Output frequency range |  | 6 | 200 | MHz |
| $\mathrm{VCO}_{\text {LR }}$ | VCO Lock Range |  | 200 | 400 | MHz |
| $\mathrm{VCO}_{\text {LBW }}$ | VCO Loop Bandwidth |  | 0.25 | 3.5 | MHz |
| $\mathrm{t}_{\text {SKEWPR }}$ | Matched-Pair Skew ${ }^{[9]}$ | Skew between the earliest and the latest output transitions within the same bank | - | 150 | ps |
| 'tskewo | Output-Output Skew ${ }^{[9]}$ | Skew between the earliest and the latest output transitions among all outputs | - | 200 | ps |
| $\mathrm{t}_{\text {SKEW1 }}$ |  | Skew between the earliest and the latest output transitions among all same class outputs | - | 200 | ps |
| $\mathrm{t}_{\text {SKEW2 }}$ |  | Skew between the nominal output rising edge to the inverted output falling edge | - | 500 | ps |
| $\mathrm{t}_{\text {SKEW3 }}$ |  | Skew between non-inverted outputs running at different frequencies | - | 500 | ps |
| $\mathrm{t}_{\text {SKEW4 }}$ |  | Skew between nominal to inverted outputs running at different frequencies | - | 500 | ps |
| ${ }_{\text {tSKEW5 }}$ |  | Skew between nominal outputs at different power supply levels | - | 650 | ps |
| $\mathrm{t}_{\text {PART }}$ | Part-Part Skew | Skew between the outputs of any two devices under identical settings and conditions (VDDQ, VDD, temp, air flow, frequency, etc.) | - | 750 | ps |
| tPD0 | Ref to FB Propagation Delay ${ }^{[10]}$ |  | -250 | +250 | ps |
| todcv | Output Duty Cycle | Measured at VDD/2 | 45 | 55 | \% |
| $\mathrm{t}_{\text {PWH }}$ | Output High Time Deviation from 50\% | Measured at 2.0 V for VDD $=3.3 \mathrm{~V}$ and at 1.7 V for $\mathrm{VDD}=2.5 \mathrm{~V}$. | - | 1.5 | ns |
| $\mathrm{t}_{\text {PWL }}$ | Output Low Time Deviation from 50\% | Measured at 0.8 V for $\mathrm{VDD}=3.3 \mathrm{~V}$ and at 0.7 V for $\mathrm{VDD}=2.5 \mathrm{~V}$. | - | 2.0 | ns |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | ```Measured at 0.8V - 2.0V for VDD = 3.3V and 0.7V - 1.7V for VDD = 2.5V``` | 0.15 | 1.5 | ns |
| tiock | PLL lock time ${ }^{[11,12]}$ |  | - | 0.5 | ms |
| ${ }^{\text {t }}$ CCJ | Cycle-Cycle Jitter | Divide by 1 output frequency, FS = L, FB = divide by $1,2,4$ | - | 100 | ps |
|  |  | Divide by 1 output frequency, FS $=\mathrm{M} / \mathrm{H}, \mathrm{FB}=$ divide by $1,2,4$ | - | 150 | ps |

## Notes:

9. Test Load $=20 \mathrm{pF}$, terminated to $\mathrm{VCC} / 2$. All outputs are equally loaded
10. $t_{P D}$ is measured at 1.5 V for $\mathrm{VDD}=3.3 \mathrm{~V}$ and at 1.25 V for $\mathrm{VDD}=2.5 \mathrm{~V}$ with REF rise/fall times of 0.5 n between $0.8 \mathrm{~V}-2.0 \mathrm{~V}$.
11. $t_{\text {LOCK }}$ is the time that is required before outputs synchronize to $R E F$. This specification is valid with stable power supplies which are within normal operating limits.
12. Lock detector circuit may be unreliable for input frequencies lower than 4 MHz , or for input signals which contain significant jitter.

## AC Timing Definitions



## AC Test Loads and Waveforms



For Lock Output
For All Other Outputs
Figure 1.

3.3V LVTTL OUTPUT WAVEFORM

2.5V LVTTL OUTPUT WAVEFORM

Figure 2. LVTTL Output Test Waveforms

3.3VLVTLLINPUTTESTWAVEFORM


25VLVTTLINPUTTESTWAVEOPM

Figure 3. LVTTL Input Test Waveforms

## Ordering Information

| Part Number | Package Type | Product Flow |
| :--- | :--- | :--- |
| CY2V9950AC | 32 TQFP | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| CY2V9950ACT | 32 TQFP - Tape and Reel | Commercial, $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| CY2V9950AI | 32 TQFP | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |
| CY2V9950AIT | 32 TQFP - Tape and Reel | Industrial, $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |

## Package Drawing and Dimensions

32-lead Thin Plastic Quad Flatpack $7 \times 7 \times 1.0 \mathrm{~mm}$ A32


All product and company names mentioned in this document are the trademarks of their respective holders.

CY2V9950

## Document History Page

| Document Title:CY2V9950 2.5/3.3V 200-MHz Multi-Output Zero Delay Buffer <br> Document Number: 38-07436 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| REV. | ECN No. | Issue Date | Orig. of <br> Change |  | Description of Change |
| $* *$ | 122628 | $01 / 10 / 03$ | RGL | New Data Sheet |  |
| ${ }^{*} \mathrm{~A}$ | 252355 | See ECN | RGL/GGK | Fixed Note 3 definition. |  |

