

March 1997

1024 x 1 CMOS RAM

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby 50µW Max
- Low Power Operation 20mW/MHz Max
- Fast Access Time. 180ns Max
- Data Retention 2.0V Min
- TTL Compatible Input/Output
- High Output Drive - 2 TTL Loads
- On-Chip Address Register

Description

The HM-6508/883 is a 1024 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.


The HM-6508/883 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

Ordering Information

PACKAGE	TEMP. RANGE	180ns	250ns	PKG. NO.
CERDIP	-55°C to +125°C	HM1-6508B/883	HM1-6508/883	F16.3


Pinout

HM1-6508/883
(CERDIP)
TOP VIEW



PIN	DESCRIPTION
A	Address Input
\bar{E}	Chip Enable
\bar{W}	Write Enable
D	Data Input
Q	Data Output

Functional Diagram



NOTES:

1. All lines positive logic - active high.
2. Three-state buffers: A high \rightarrow output active.
3. Address latches and gated decoders: Latch on falling edge of \bar{E} and gate on falling edge of \bar{E} .

HM-6508/883

Absolute Maximum Ratings

Supply Voltage +7.0V
 Input, Output or I/O Voltage GND -0.3V to VCC +0.3V
 Typical Derating Factor 1.5mA/MHz Increase in ICCOP
 ESD Classification Class 1

Operating Conditions

Operating Voltage Range +4.5V to +5.5V
 Operating Temperature Range -55°C to +125°C
 Input Low Voltage 0V to +0.8V
 Input High Voltage VCC -2.0V to VCC
 Input Rise and Fall Time 40ns Max.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Thermal Information

Thermal Resistance (Typical, Note 1) θ_{JA} θ_{JC}
 CERDIP Package 75°C/W 15°C/W
 Maximum Storage Temperature Range -65°C to +150°C
 Maximum Junction Temperature +175°C
 Maximum Lead Temperature (Soldering 10s) +300°C

Die Characteristics

Gate Count 1925 Gates

TABLE 1. HM-6508/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Output Low Voltage	VOL	VCC = 4.5V, IOL = 3.2mA	1, 2, 3	-55°C ≤ TA ≤ +125°C	-	0.4	V
Output High Voltage	VOH	VCC = 4.5V, IOH = -0.4mA	1, 2, 3	-55°C ≤ TA ≤ +125°C	2.4	-	V
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	-55°C ≤ TA ≤ +125°C	-1.0	+1.0	μA
Output Leakage Current	IOZ	VCC = 5.5V, VO = GND or VCC	1, 2, 3	-55°C ≤ TA ≤ +125°C	-1.0	+1.0	μA
Data Retention Supply Current	ICCDR	VCC = 2.0V, E = VCC, IO = 0mA, VI = VCC or GND	1, 2, 3	-55°C ≤ TA ≤ +125°C	-	5	μA
HM-6508B/883					-	10	μA
Operating Supply Current	ICCOP	VCC = 5.5V, (Note 2), E = 1MHz, IO = 0mA,	1, 2, 3	-55°C ≤ TA ≤ +125°C	-	4	mA
Standby Supply Current	ICCSB	VCC = 5.0V, IO = 0mA, VI = VCC or GND	1, 2, 3	-55°C ≤ TA ≤ +125°C	-	10	μA

NOTES:

1. All voltages referenced to device GND.
2. Typical derating 1.5mA/MHz increase in ICCOP.

HM-6508/883

TABLE 2. HM-6508/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUP A SUB- GROUPS	TEMPERATURE	LIMITS				UNITS
					HM-6508B/883		HM-6508/883		
					MIN	MAX	MIN	MAX	
Chip Enable Access Time	(1) TELQV	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	180	-	250	ns
Address Access Time	(2) TAVQV	VCC = 4.5 and 5.5V, Note 3	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	180	-	250	ns
Chip Enable Output Disable Time	(3) TELQX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	5	-	5	-	ns
Write Enable Output Disable Time	(4) TWLQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	120	-	160	ns
Chip Enable Output Disable Time	(5) TEHQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	-	120	-	160	ns
Chip Enable Pulse Negative Width	(6) TELEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	180	-	250	-	ns
Chip Enable Pulse Positive Width	(7) TEHEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	100	-	100	-	ns
Address Setup Time	(8) TAVEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	0	-	0	-	ns
Address Hold Time	(9) TELAX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	40	-	50	-	ns
Data Setup Time	(10) TDVWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	80	-	110	-	ns
Data Hold Time	(11) TWHDX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	0	-	0	-	ns
Chip Enable Write Pulse Setup Time	(12) TWLEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	100	-	130	-	ns
Chip Enable Write Pulse Hold Time	(13) TELWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	100	-	130	-	ns
Write Enable Pulse Width	(14) TWLWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	100	-	130	-	ns
Read or Write Cycle Time	(15) TELEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$	280	-	350	-	ns

NOTES:

1. All voltages referenced to device GND.
2. Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); input and output timing reference level: 1.5V; Output load: 1TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.
3. TAVQV = TELQV + TAVEL.

TRUTH TABLE

TIME REFERENCE	INPUTS				OUTPUTS	FUNCTION
	\bar{E}	\bar{W}	A	D	Q	
-1	H	X	X	X	Z	Memory Disabled
0		H	V	X	Z	Cycle Begins, Addresses are Latched
1	L	H	X	X	X	Output Enabled
2	L	H	X	X	V	Output Valid
3		H	X	X	V	Read Accomplished
4	H	X	X	X	Z	Prepare for Next Cycle (Same as -1)
5		H	V	X	Z	Cycle Ends, Next Cycle Begins (Same as 0)

In the HM-6508/883 Read Cycle, the address information is latched into the on-chip registers on the falling edge of \bar{E} ($T = 0$). Minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time ($T = 1$) the data output becomes enabled; however, the data is not valid until during time ($T = 2$).

\bar{W} must remain high for the read cycle. After the output data has been read, \bar{E} may return high ($T = 3$). This will disable the chip and force the output buffer to a high impedance state. After the required \bar{E} high time (TEHEL) the RAM is ready for the next memory cycle ($T = 4$).

Timing Waveforms (continued)









FIGURE 2. WRITE CYCLE

TRUTH TABLE

TIME REFERENCE	INPUTS				OUTPUTS	FUNCTION
	\bar{E}	\bar{W}	A	D	Q	
-1	H	X	X	X	Z	Memory Disabled
0		X	V	X	Z	Cycle Begins, Addresses are Latched
1	L		X	X	Z	Write Period Begins
2	L		X	V	Z	Data is Written
3		H	X	X	Z	Write Completed
4	H	X	X	X	Z	Prepare for Next Cycle (Same as -1)
5		X	V	X	Z	Cycle Ends, Next Cycle Begins (Same as 0)


The write cycle is initiated by the falling edge of \bar{E} which latches the address information into the on chip registers. The write portion of the cycle is defined as both \bar{E} and \bar{W} being low simultaneously. \bar{W} may go low anytime during the cycle, provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either \bar{E} or \bar{W} . Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the \bar{W} line may remain low until all desired locations have been written. When this method is used, data setup and hold

times must be referenced to the rising edge of \bar{E} . By positioning the \bar{W} pulse at different times within the \bar{E} low time (TELEH), various types of write cycles may be performed.

If the \bar{E} low time (TELEH) is greater than the \bar{W} pulse (TWLWH), plus an output enable time (TELQX), a combination read write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH). The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method, allow a minimum of one output disable time (TWLQZ) after \bar{W} goes low before applying input data to the bus. This will ensure that the output buffers are not active.

Test Load Circuit




NOTE:

- 1. Test head capacitance includes stray and jig capacitance.

Burn-In Circuit

HM6508/883 CERDIP



NOTES:

1. All resistors $47k\Omega \pm 5\%$.
2. $F0 = 100kHz \pm 10\%$.
3. $F1 = F0 \div 2$, $F2 = F1 \div 2$, $F3 = F2 \div 2$. . . $F12 = F11 \div 2$.
4. $VCC = 5.5V \pm 0.5V$.
5. $V_{IH} = 4.5V \pm 10\%$.
6. $V_{IL} = -0.2V$ to $+0.4V$.
7. $C1 = 0.01\mu F$ Min.

Die Characteristics

DIE DIMENSIONS:
130 x 150 x 19 ±1mils

WORST CASE CURRENT DENSITY:
 $1.342 \times 10^5 \text{ A/cm}^2$

METALLIZATION:
Type: Si - Al
Thickness: $11\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

LEAD TEMPERATURE (10s soldering):
 $\leq 300^\circ\text{C}$

GLASSIVATION:
Type: SiO_2
Thickness: $8\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

Metallization Mask Layout

HM-6508/883

