# National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



## LMH6586 32x16 Video Crosspoint Switch

## **General Description**

The LMH6586 is a non-blocking analog video crosspoint switch designed for routing standard NTSC or PAL composite video signals. The non-blocking architecture allows any of the 32 inputs to be connected to any of the 16 outputs, including any input that is already connected. Each input has an integrated DC restore clamp for biasing of the AC-coupled video signal. The output buffers have a common selectable gain setting of 1X or 2X and can drive loads of  $150\Omega$ .

The LMH6586 features two types of input signal detection for convenient monitoring of activity on any input channel. Video detection can be configured to indicate when either "presence of video" or "loss of video" is detected across the video threshold level controlled by a programmable register. Additionally, sync detection can be configured to indicate when "loss of sync" is detected across the sync threshold level controlled by a DC voltage input.

The switch configuration and other parameters are programmable via the I<sup>2</sup>C bus interface. The slave device address is configurable via two external pins allowing up to four LMH6586 devices, each with a unique address, on a common I<sup>2</sup>C bus. This helps facilitate expansion of the crosspoint matrix array size (e.g. 64 x 16). The LMH6586 operates from a common single 5V supply for its analog sections as well as its control logic and I<sup>2</sup>C interface. The LMH6586 is offered in a space-saving 80-pin TQFP.

### **Features**


- 32 inputs and 16 outputs
- AC-coupled inputs with integrated DC restore clamp
- Individually addressable outputs
- Pin-selectable output buffer gain (1 V/V or 2 V/V)
- -3 dB bandwidth = 66 MHz
- DG = 0.05%, DP = 0.05° @  $R_1$  = 150 $\Omega$ ,  $A_V$  = 2V/V
- -70 dB off-isolation @ 6 MHz
- Individual input and output shutdown modes
- Device power down mode
- Video detection with programmable threshold (8 levels)
- Sync detection with pin-configurable threshold
- 100 kHz I<sup>2</sup>C interface with 2-bit configurable slave address
- Single 5V supply operation
- Extra video output (VOUT\_16) for external video sync separator

## **Applications**

- CCTV security and surveillance systems
- Analog video routing

# **Application Diagram** MICROCONTROLLER ADDR [1] ADDR [0] SCL SDA PWDN VREF\_SYNC GAIN\_SEL VREF\_CLAMP DVDD DVSS 0.1 μF VIN\_31 VIN\_15 LMH6586 32 X 16 VIDEO CROSSPOINT SWITCH 0.1 μF VIN\_0 $V_{DD}$ GND LMH1980 SYNC SEPARATOR SYNC OUTPUTS OPTIONAL FUNCTION 30056946

## **Functional Diagram**



#### INTERNAL BLOCK DIAGRAM





FIGURE 1. Functional Diagram

3

## **Connection Diagram**



30056901

## **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing
80-Pin TQFP	LMH6586VS	LMH6586VS	119 Units/Tray	VHB80A

## **Pin Descriptions**

Pin #	Pin Name	Pin Description
1	VIN_31	VIDEO INPUT 31
2	VIN_30	VIDEO INPUT 30
3	VIN_29	VIDEO INPUT 29
4	VIN_28	VIDEO INPUT 28
5	VIN_27	VIDEO INPUT 27
6	VIN-26	VIDEO INPUT 26
7	VIN_25	VIDEO INPUT 25
8	VIN_24	VIDEO INPUT 24
9	VDD	VDD (connect to 5V supply)
10	GND	GND
11	VIN_23	VIDEO INPUT 23
12	VIN_22	VIDEO INPUT 22
13	VIN_21	VIDEO INPUT 21
14	VIN_20	VIDEO INPUT 20
15	VIN_19	VIDEO INPUT 19
16	VIN_18	VIDEO INPUT 18
17	VIN_17	VIDEO INPUT 17
18	VIN_16	VIDEO INPUT 16
19	VDD	VDD (connect to 5V supply)
20	GND	GND
21	VBIAS 1	VBIAS 1 (connect to external 0.1 μF capacitor)
22	VOUT_16	VIDEO OUTPUT 16
23	VOUT_15	VIDEO OUTPUT 15
24	VOUT_14	VIDEO OUTPUT 14
25	VOUT_13	VIDEO OUTPUT 13
26	VOUT_12	VIDEO OUTPUT 12
27	VOUT_11	VIDEO OUTPUT 11
28	VOUT_10	VIDEO OUTPUT 10
29	VOUT_9	VIDEO OUTPUT 9
30	VOUT_8	VIDEO OUTPUT 8
31	GND	GND
32	VDD	VDD (connect to 5V supply)
33	VOUT_7	VIDEO OUTPUT 7
34	VOUT_6	VIDEO OUTPUT 6
35	VOUT_5	VIDEO OUTPUT 5
36	VOUT_4	VIDEO OUTPUT 4
37	VOUT_3	VIDEO OUTPUT 3
38	VOUT_2	VIDEO OUTPUT 2
39	VOUT_1	VIDEO OUTPUT 1
40	VOUT_0	VIDEO OUTPUT 0
41	GND	GND
42	VDD	VDD (connect to 5V supply)
43	VIN_0	VIDEO INPUT 0
44	VIN_1	VIDEO INPUT 1
45	VIN_2	VIDEO INPUT 2
46	VIN_3	VIDEO INPUT 3
47	VIN_4	VIDEO INPUT 4
48	VIN_5	VIDEO INPUT 5

5

Pin #	Pin Name	Pin Description
49	VIN_6	VIDEO INPUT 6
50	VIN_7	VIDEO INPUT 7
51	GND	GND
52	VDD	VDD (connect to 5V supply)
53	VIN_8	VIDEO INPUT 8
54	VIN_9	VIDEO INPUT 9
55	VIN_10	VIDEO INPUT 10
56	VIN_11	VIDEO INPUT 11
57	VIN_12	VIDEO INPUT 12
58	VIN_13	VIDEO INPUT 13
59	VIN_14	VIDEO INPUT 14
60	VIN_15	VIDEO INPUT 15
61	GAIN	GAIN SELECT INPUT (set low for 1X gain, or set high for 2X gain)
62	VDD	VDD (connect to 5V supply)
63	GND	GND
64	VBIAS 2	VBIAS 2 (connect to external 0.1 µF capacitor)
65	VREF_SYNC	SYNC DETECTION THRESHOLD VOLTAGE INPUT (bias to 350 mV <sub>DC</sub> ,
		recommended)
66	VREF_CLAMP	DC RESTORE CLAMP VOLTAGE INPUT (bias to 300 mV <sub>DC</sub> , recommended)
67	R_EXT	R_EXT BIAS RESISTOR (connect to external 10 k $\Omega$ 1% resistor)
68	GND	GND
69	VDD	VDD (connect to 5V supply)
70	PWDN	POWER DOWN INPUT (set low for normal operation, set high to power down all video I/O blocks and I <sup>2</sup> C interface)
71	ADDR [0]	I2C SLAVE ADDRESS BIT 0 INPUT (set low for bit0 = 0, or set low for bit0 = 1)
72	ADDR [1]	I2C SLAVE ADDRESS BIT 1 INPUT (set low for bit1 = 0, or set low for bit1 = 1)
73	SDA	I2C DATA IN/OUT (requires external pull-up resistor to DVDD supply)
74	SCL	I2C CLOCK INPUT (requires external pull-up resistor to DVDD supply)
75	FLAG	DETECTION FLAG OUTPUT (active high)
76	DVDD	DIGITAL VDD (connect to 5V supply)
77	DVSS	DIGITAL GND
78	GND	GND
79	VDD	VDD (connect to 5V supply)
80	RESET	RESET INPUT (set low for normal operation, set high to reset device registers to default settings)

Refer to  $\it I^2C$  INTERFACE for  $\it I^2C$  slave address configuration.

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

 $\begin{array}{lll} \mbox{Human Body Model} & 2500\mbox{V} \\ \mbox{Machine Model} & 250\mbox{V} \\ \mbox{Supply Voltage } (\mbox{V}_{\rm DD}) & 5\mbox{V} \\ \mbox{Video Input Voltage Range, V}_{\rm IN} & -0.3\mbox{V to V}_{\rm DD} +0.3\mbox{V} \end{array}$ 

Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Lead Temperature (Soldering, 10 sec)  $300^{\circ}\text{C}$  Junction Temperature  $+150^{\circ}\text{C}$ 

## **Operating Ratings** (Note 1)

Supply Voltage (V<sub>DD</sub>) 5V  $\pm$  10% Ambient Temperature Range  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$   $\theta_{\text{JA}}$  25°C/W

**Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5V$ ,  $R_{EXT} = 10 \ k\Omega \ 1\%$ ,  $VREF\_CLAMP = 300 \ mV$ ,  $R_L = 150\Omega$ ,  $C_L = 12 \ pF$ .


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DC Specif	ications			•		,
$V_{DD}$	Operating Supply Voltage		4.5		5.5	V
I <sub>DD</sub>	Supply Current	No Load, A <sub>V</sub> = 1 V/V		300	360	mA
	Power Save Supply Current	No Load, A <sub>V</sub> = 1 V/V			1.4	μΑ
A <sub>V</sub>	Gain	2x Gain Buffer	1.92	2.00	2.07	V/V
		1x Gain Buffer	0.95	0.99	1.03	V/V
$\Delta A_{V\_CH-CH}$	Gain Matching (Ch to Ch)	A <sub>V</sub> = 1 V/V		1.2	3	%
V <sub>OS</sub>	Output Offset Voltage	A <sub>V</sub> = 1 V/V, No Load (referenced to DC restored input)		60		mV
V <sub>DET_LSB</sub>	Video Detection Threshold LSB		85	95	105	mV
V <sub>DET</sub>	Video Detection Threshold Offset	Video detection threshold offset measured above sync tip level of DC restored input		±50		mV
AC Specif	ications					
$BW_{SS}$	Small Signal Bandwidth (-3 dB)	V <sub>OUT</sub> = 20 mV <sub>PP</sub>		66		MHz
$BW_{LS}$	Large Signal Bandwidth (-3 dB)	$V_{OUT} = 1.5 V_{PP}$		29		MHz
t <sub>r</sub> /t <sub>f</sub>	Rise/Fall Time	10% to 90%, V <sub>OUT</sub> = 2 V <sub>PP</sub>		35		ns
tp	Propagation Delay	50% to 50%, V <sub>OUT</sub> = 2 V <sub>PP</sub>		5		ns
t <sub>pCh-Ch</sub>	Ch-Ch Propagation Delay	50% to 50%, V <sub>OUT</sub> = 2 V <sub>PP</sub>		5		ns
CT	Adjacent CH Crosstalk	$f = 6 \text{ MHz}, A_V = 2 \text{ V/V}$		-58		dB
Off Iso	Input-Output Off-Isolation	$f = 6 \text{ MHz}, A_V = 2 \text{ V/V}$		-70		dB
DG	Differential Gain Error for NTSC	A <sub>V</sub> = 2 V/V, 3.5 MHz		0.05		%
DP	Differential Phase Error for NTSC	A <sub>V</sub> = 2 V/V, 3.5 MHz		0.05		deg
I <sup>2</sup> C Interfa	ce and Digital Pin Logic Levels					_
V <sub>IL</sub>	Low Input Voltage				1.5	V
V <sub>IH</sub>	High Input Voltage		3.3			V
I <sub>IN</sub>	Input Current			±1		μΑ
V <sub>OL</sub>	Low Output Voltage	I <sub>OL</sub> = 3 mA		0.5		V

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.


Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$  and  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.


Note 4: All voltages are measured with respect to GND, unless otherwise specified.



## Signal Input Signal = 750 mV<sub>PP</sub>




30056906




30056907

#### **Medium Signal Bandwidth**




30056908

#### Medium Signal Bandwidth




30056909

#### Large Signal Bandwidth





30056910


### **Large Signal Bandwidth**




30056911











FREQUENCY (Hz)


























## All Hostile Crosstalk




#### **All Hostile Crosstalk**











**Small Signal Pulse Response** 




### **Small Signal Pulse Response**




30056927

**Small Signal Pulse Response** 

30056926




Small Signal Pulse Response with Capacitive Load




30056929

#### **Small Signal Pulse Response with Capacitive Load**




#### **Medium Signal Pulse Response**




30056931

#### **Medium Signal Pulse Response**




**Medium Signal Pulse Response** 




30056933

#### **Medium Signal Pulse Response**

30056932




Medium Signal Pulse Response with Capacitive Load




30056935

#### **Medium Signal Pulse Response with Capacitive Load**




#### Large Signal Pulse Response




30056937

#### Large Signal Pulse Response




Large Signal Pulse Response




30056939

#### Large Signal Pulse Response

30056938




Large Signal Pulse Response with Capacitive Load




30056941

#### Large Signal Pulse Response with Capacitive Load



 $A_V = 1\sqrt{V}$ REF

**Differential Phase** 




OUTPUT VIDEO LEVEL (V)

30056947

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE


**Differential Phase** 



30056948

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE






30056949

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE


#### **Differential Phase**



30056950


0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE

#### **Differential Gain**




30056951

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE




0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE






0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE

#### **Harmonic Distortion**




30056956



30056953

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE

#### **Harmonic Distortion**



30056955

### **Application Information**

#### **FUNCTIONAL OVERVIEW**

The LMH6586 is a non-blocking analog video crosspoint switch with 32 input channels and 16 output channels. The inputs have integrated DC restore clamp circuits for biasing the AC-coupled video inputs. The fully buffered outputs have selectable gain and can drive one back-terminated video load  $(150\Omega)$ . The LMH6586 includes an extra output (VOUT\_16) with 1X fixed gain that can be used to feed any input's video signal to an external video sync separator, such as the LMH1980 or LMH1981.

Each input and each output can be individually placed in shutdown mode by programming the input shutdown and output shutdown registers, respectively. Additionally, the PWDN pin (pin 70) can be set high to enable Power Down mode, which shuts down all input and output video channels while preserving all register settings.

The LMH6586 also features both video detection and sync detection functions on each input channel. Additional flexibility is provided by user-defined threshold levels for both video and sync detection features. The status of both detection schemes can be read from the video and sync detection status registers. Additionally, the FLAG output (pin 75) can be used to indicate if video detection or sync detection is triggered on any combination of input channels and detection types enabled by the user.

#### **OUTPUT BUFFER GAIN**

The LMH6586 has an output buffer with a selectable gain of 1X or 2X. When the GAIN\_SEL input (pin 61) is set low, output channels 0–15 will have a gain of 1X. When it is set high, they will have a gain of 2X. Regardless of the gain select setting, output channel 16 has 1X fixed gain since the output is intended to drive an optional external sync separator through a 0.1  $\mu$ F capacitor and no load termination.

#### VIDEO DETECTION

This type of detection can be configured to indicate when an input's video signal is detected above the threshold level ("presence of video") or below the threshold level ("loss of video"). The video threshold voltage level is common to all 32 input channels and is selectable by programming register 0x1D. As shown in *Table 1*, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Additionally, to prevent undesired triggering on high-frequency picture content, such as on-screen display (OSD) or text, the detection circuit actually analyzes a low-pass-filtered version of the video signal. The first-order RC filter is included on-chip and has a corner frequency of about 1 kHz.

Registers 0x04 to 0x07 (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD\_m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit. Registers 0x0C to 0x0F contain the video detection invert control bits for all input channels. When the invert bit (VD\_INV\_m) is set to 0 (default setting), the respective status bit (VD\_m) will flag high when loss of video is detected on the input; otherwise, when the invert bit is set to 1, the status bit will flag high when presence of video is detected.

TABLE 1. Video Detect Threshold Voltage\*

1	egiste 1D [2:		Threshold level above the sync tip level
0	0	0	491 mV
0	0	1	587 mV
0	1	0	683 mV
0	1	1	778 mV
1	0	0	873 mV
1	0	1	968 mV
1	1	0	1062 mV
1	1	1	1156 mV

\*See Video Detect parameters in Electrical Characteristics

The following example illustrates a practical use of video detection in a real-world system. A bank's ATM surveillance system could consist of a video camera, a LMH6586 crosspoint switch, a video recorder, and control system. When no one is using the ATM, the area being monitored by the camera could have strong backlighting, so the camera would output a normally high video level. When a person approaches the area, most of the backlighting would be blocked by the person and cause a measurable decrease in the video level. This change in camera's video level could be detected by the LMH6586, which could then flag the security system to begin recording of the activity. Once the person leaves the area, the LMH6586 could clear the flag.

#### SYNC DETECTION

The LMH6586 also features a sync detection circuit that can indicate when an input's negative-going sync pulse is not detected below the threshold level ("loss of sync"). The sync threshold voltage level is common to all 32 input channels and is defined by the bias voltage on the VREF\_SYNC input (pin 65), which may be set using a simple voltage divider circuit. The recommended voltage level at the VREF\_SYNC pin is 350 mV to ensure proper operation.

Registers 0x00 to 0x03 (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD\_m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.

#### **DETECTION FLAG OUTPUT**

The FLAG output (pin 75) can flag high if either video detection or sync detection is triggered based on the user-defined enable settings for the video and sync detection status bits. Any of the input's video detection status bits (VD\_m) and sync detection status bits (SD\_m) can be logically OR-ed into this single FLAG output pin. Registers 0x10 to 0x13 contain the video detection enable bits and registers 0x14 to 0x17 contain the sync detection enable bits for all input channels. Any input (m) has both a video detection enable bit (VD\_EN\_m) and a sync detection enable bit (SD\_EN\_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user.

#### **SWITCH MATRIX**

The LMH6586 uses 512 CMOS analog switches to form a  $32 \times 16$  crosspoint switch. The LMH6586 is a non-blocking

crosspoint switch which means that any one of the 32 inputs can be routed to any of the 16 outputs. The switch can only be configured by programming through the I<sup>2</sup>C bus interface.

#### **DC RESTORATION**

Because the LMH6586 uses a single 5V supply and typical composite video signals contain signal components both above and below 0V (video blanking level), proper input signal biasing is required to ensure the video signal is within the operating range of the amplifier. To simplify the external biasing circuitry, each input of the LMH6586 has a dedicated DC restore clamp circuit to allow AC-coupled input operation using a 0.1 uF coupling capacitor. Please refer to AC COUPLING for details on how the coupling capacitor value was determined.

#### **AC COUPLING**

Each video input uses an integrated DC restore clamp circuit to servo the sync tip of the AC-coupled video input signal to the DC voltage received at the VREF\_CLAMP input (pin 66). For proper AC-coupled operation, the LMH6586 requires video signals with negative sync pulses. The VREF\_CLAMP level can be set in range of 300 mV to 1.0V using a voltage divider network. For optimum performance and reduced power consumption, it is recommended to set VREF\_CLAMP to 300 mV. Therefore, assuming a video input amplitude of 1V<sub>PP</sub>, the bottom of the sync tip level would be clamped to 300 mV above ground and the peak white video level would be at 1.3V.




FIGURE 3. Input Video Signal Before DC Restore Clamp




FIGURE 4. Input Video Signal After DC Restore Clamp

The equivalent DC restore clamp circuit is shown below.




FIGURE 5. Clamp Circuit

Typically the clamp voltage is set to 300 mV. During the sync pulse period, the clamp circuit amplifier sources current and the coupling capacitor will not discharge. However, during the active video period, the clamp amplifier will sink current and cause the coupling capacitor to discharge through the  $75\Omega$  resistor. To limit this discharge to an acceptable value we must choose an appropriate value of the AC coupling capacitor. The value of the AC coupling capacitor can be calculated as follows:

Cap Discharge Time T = Line Period – Sync Period

 $T = 63.5 \mu s - 4.7 \mu s$ 

T= 58.8 µs

Discharge current I =  $1.37 \mu A$ 

Charge Q = I\*T

 $Q = 1.37 \mu A * 58.8 \mu s$ 

Q = 80.55 pC

Q = C\*V

C = Q/V

Typical acceptable voltage drop V = 0.1% of 700 mV

V = 0.7 mV

Capacitor Value C = 80.55 pC/ 0.7 mV

 $C = 0.115 \mu F$ 

Thus the suggested AC coupling capacitor value is 0.1  $\mu$ F. A larger value will reduce line droop at the expense of longer input settling time.

#### **VIDEO INPUTS AND OUTPUTS**

The LMH6586 has 32 inputs which accept standard NTSC or PAL composite video signals. The input video signal should be AC coupled through a 0.1  $\mu\text{F}$  coupling capacitor for proper operation. Each input is buffered before the switch matrix, which provides high input impedance. Input buffering enables any single output to be broadcasted to all 16 outputs at a time without loading of the input source. Each input buffer can be individually shut down using the input shutdown registers. When shutdown the input buffers are high impedance, which reduces power consumption and crosstalk.

The LMH6586 has 16 video outputs each of which is buffered through a programmable 1X or 2X gain output buffer. The outputs are capable of driving  $150\Omega$  loads. When the output gain is set to 1X (GAIN\_SEL = 0), the output signal sync tip is set to the VREF\_CLAMP voltage level; otherwise, when the gain is set to 2X (GAIN\_SEL = 1), the output signal sync tip is set to twice the VREF\_CLAMP level. Each output can be individually shut down using the output shutdown registers.

When shutdown the outputs are high impedance, which reduces power consumption and crosstalk, and also enables multiple outputs to be connected together for expanding the matrix array size. Note that output short circuit protection is not provided, so care must be taken to ensure only one output is active when output channels are tied together in expansion configurations.

#### INPUT EXPANSION

The LMH6586 has the capability for creating larger switching matrices. Depending on the number of input and output channels required, the number of devices required can be calculated. To implement a 128 x 16 non-blocking matrix arrange the building blocks in a grid. The inputs are connected in parallel while the outputs are wired-or together. When using this configuration care must be taken to ensure that only one of the four outputs is active. The other three outputs should be placed in shutdown mode by using the appropriate shutdown bit in the output shutdown registers. This reduces output loading and the risk of output short circuit conditions, which can lead to device overheating and even damage to the channel or device

The figure below shows the 128 input x 16 output switching matrix using four LMH6586 devices. To construct larger matrices use the same technique with more devices.

Because the LMH6586 has 2-bit configurable slave address inputs, up to four LMH6586 devices can be connected to a common I<sup>2</sup>C bus. For more devices additional I<sup>2</sup>C buses may be required.




FIGURE 6. 128 x 16 Crosspoint Array

#### **DRIVING CAPACITIVE LOAD**

When many outputs are wired together, as in the case of expansion, each output buffer sees the normal load impedance as well as the impedance the other shutdown outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of all the outputs and depends on the size of the matrix. As the size of the matrix increases, the length of the PC board traces also increases, adding more capacitance. The output buffers have been designed to drive more than 30 pF of capacitance while still maintaining a good AC response. If the

output capacitance exceeds this amount then the AC response will be degraded. To prevent this, one option is to reduce the number of output wired-or together by using more LMH6586 device. Another option is to put a resistor in series with the output before the capacitive load to limit excessive ringing and oscillations.

A low pass filter is created from the series resistor (R) and parasitic capacitance (C) to ground. A single R-C does not affect the performance at video frequencies, however, in large system, there may be many such R-Cs cascaded in series. This may result in high frequency roll-off resulting in "softening of the picture". There are two solutions to improve performance in this case. One way is to design the PC board traces with some inductance between the R and C elements. By routing the traces in a repeating "S" configuration, the traces that are nearest each other will exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at higher frequencies, offsetting the roll-off from the parasitic capacitance. Another solution is to add a small-value inductor between the R and C elements to add peaking to the frequency response.

#### THERMAL MANAGEMENT

The LMH6586 operates on a 5V supply and draws a load current of approximately 300 mA. Thus it dissipates approximately 1.75W of power. In addition, each equivalent video load (150 $\Omega$ ) connected to the outputs should be budgeted 30 mW of power consumption.

The following calculations show the thermal resistance,  $\theta_{\text{JA}},$  required, to ensure safe operation and to prevent exceeding the maximum junction temperature, given the maximum power dissipation.

$$P_{DMAX} = (T_{JMAX} - T_{AMAX})/\theta_{JA}$$

#### Where:

- T<sub>JMAX</sub> = Maximum junction temperature = 150°C
- T<sub>AMAX</sub> = Maximum ambient temperature = +85°C
- $\theta_{IA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$P_{DMAX} = V_{S X} I_{SMAX} + \sum_{i=1}^{n} (V_{S} - V_{OUTi}) x \frac{V_{OUTi}}{R_{Li}}$$

#### Where:

- V<sub>S</sub> = Supply voltage = 5V
- I<sub>SMAX</sub> = Maximum quiescent supply current = 300 mA
- V<sub>OUT</sub> = Maximum output voltage of the application = 2.6V
- $R_1$  = Load resistance tied to ground = 150 $\Omega$
- n = 1 to 16 channels

#### Calculating:

 $P_{DMAX} = 2.2656$ 

The required  $\theta_{JA}$  to dissipate  $P_{DMAX}$  is = (T\_{JMAX} - T\_{AMAX})/  $P_{DMAX}$ 

The table below shows the  $\theta_{\text{JA}}$  values with airflow and different heatsinks.

LMH6586VS 80-Pin TQFT LMHXPT Analog Video Crosspoint Board	0 LFPM @ 0.50 watt	0 LFPM @ 1.0 watt	0 LFPM @ 2.0 watt	0 LFPM @2.8 watt	225 LFPM @ 2.8 watt	500 LFPM @ 2.8 watt
NO Heat Sink	32.2	30.9	29.4	28.6	26.8	25.3
Small Tower x y = 9.57x9.69 mm/ht. 6.28 mm	25.5	24.6	23.6	22.9	19.2	15.9
Aluminum 12 rail x y = 9.82x10.73 mm/ht.10.07 mm	25.2	24.1	23.0	22.2	16.4	14.2
Anodized 9 rail x y = 6.10x7.30 mm/ht. 13.67 mm	24.4	23.3	22.1	21.3	15.6	13.6
Round Tower diameter = 14.35 mm/ht. 4.47 mm	24.2	23.9	22.9	22.4	18.2	15.4

#### **REXT RESISTOR**

The REXT external resistor (pin 67) establishes the internal bias current and precise reference voltage for the LMH6586. For optimal performance, REXT should be a 10 k $\Omega$  1% precision resistor with a low temperature coefficient to ensure proper operation over a wide temperature range. Using a REXT resistor with less precision may result in reduced performance against temperature, supply voltage, input signal, or part-to-part variations.

#### SYNC SEPARATOR OUTPUT

In addition to the 16 video outputs, the LMH6586 has an extra output (V\_OUT16) which can select any input channel. This channel's output buffer only has a gain of 1 since it is not meant to drive a  $150\Omega$  video load. Instead, this video output can be AC coupled to a non-terminated input of an external video sync separator, such as National's LMH1980 or LMH1981. The sync separator can extract the synchronization (sync) timing signals, which can be useful for video triggering or phase-locked loop (PLL) clock generation circuits. Refer to the LMH1980 or LMH1981 datasheet for more information about these sync separator devices.

#### I<sup>2</sup>C INTERFACE

A microcontroller can be used to configure the LMH6586 via the I<sup>2</sup>C interface. The protocol of the interface begins with a start pulse followed by a byte comprised of a seven-bit slave device address and a read/write bit as the LSB. The two lowest bits of the seven-bit slave address are defined by the external connections of inputs ADDR[1] (pin 72) and ADDR [0] (pin 71), where ADDR[0] is the least significant bit. Because there are four different combinations of the two ADDR pins, it's possible to have up to four different LMH6586 devices with unique slave addresses on a common I<sup>2</sup>C bus. See I<sup>2</sup>C Device Slave Address Lookup Table.

#### I<sup>2</sup>C Device Slave Address Lookup Table

ADDR[1] (pin 72)	ADDR[0] (pin 71)	7-bit I <sup>2</sup> C Slave Address (binary)
0	0	0000 000x
0	1	0000 001x
1	0	0000 010x
1	1	0000 011x

x = read/write bit; 0 = write sequence, 1 = read sequence

For example, if ADDR[1] is set low and ADDR[0] is set high, then the 7-bit slave address would be "0000 001" in binary. Therefore, the address byte for write sequences is 0x02 ("0000 0010") and the address byte read sequences is 0x03 ("0000 0011"). Figure 7 and Figure 8 show write and read sequences across the I<sup>2</sup>C interface.

#### WRITE SEQUENCE

The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held high. The slave device address is sent next. The address byte is made up of an address of seven bits (7:1) and the read/write bit (0). Bit 0 is low to indicate a write operation. Each byte that is sent is followed by an acknowledge (ACK) bit. When SCL is high the master will release the SDA line. The slave must pull SDA low to acknowledge. The address of the register to be written to is sent next. Following the register address and the ACK bit, the data byte for the register is sent. When more than one data byte is sent, the register pointer is automatically incremented to write to the next address location. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.

The timing diagram for the write sequence is shown in *Figure 7*, which uses the 7-bit slave device address from the previous example above.




FIGURE 7. LMH6586 Write Sequence

#### **READ SEQUENCE**

Read sequences are comprised of two I2C transfers shown. The first is the address access transfer, which consists of a write sequence that transfers only the address to be accessed. The second is the data read transfer, which starts at the address accessed in the first transfer and increments to the next address per data byte read until a stop condition is encountered.

The address access transfer consists of a start condition, the slave device address including the read/write bit (a zero, indicating a write), and the ACK bit. The next byte is the address to be accessed, followed by the ACK bit and the stop condition to indicate the end of the address access transfer.

The subsequent read data transfer consists of a start condition, the slave device address including the read/write bit (a one, indicating a read), and the ACK bit. The next byte is the data read from the initial access address. Subsequent read data bytes will correspond to the next increment address locations. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.

The timing diagram for the read sequence is shown in Figure  $\it 8$ , which uses the 7-bit slave address from the previous examples.




FIGURE 8. LMH6586 Read Sequence

#### REGISTER DESCRIPTIONS

#### Video and Sync Detection Status Registers

Registers 0x00 to 0x03 (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD\_m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.

Registers 0x04 to 0x07 (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD\_m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit (see *Video Detection Invert Registers:*). Assuming the default setting for the invert control bit, the status bit (VD\_m) will flag high when loss of video is detected on the input; otherwise, the status bit will be low indicating presence of video.

#### **Video and Sync Detection Control Registers**

#### **Video Detection Invert Registers:**

Registers 0x0C to 0x0F contain the video detection invert control bits for all input channels. Any input (m) has a invert control bit that can invert the polarity of the video detection status bit (VD\_INV\_m). When the invert bit (VD\_INV\_m) is set to 0 (default), the respective status bit (VD\_m) will flag high to indicate loss of video on the input; otherwise, when the invert bit is set to 1, the status bit will flag high to indicate presence of video.

#### Video and Sync Detection Enable Registers:

Registers 0x10 to 0x13 contain the video detection enable bits and registers 0x14 to 0x17 contain the sync detection enable bits for all input channels. Any input (m) has both a video detection enable bit (VD\_EN\_m) and a sync detection enable bit (SD\_EN\_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to

set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user as described in *DETECTION FLAG OUTPUT*.

#### **Video Detection Threshold Control Register**

The video threshold voltage level is common to all 32 input channels and is selectable by programming VDT[2:0] in register 0x1D. As shown in *Table 1*, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Refer to *VIDEO DETECTION* for more information.

#### Input and Output Shutdown Registers

Each input channel and each output channel can be individually placed in shutdown (power save) mode to reduce power consumption. Registers 0x18 to 0x1B contain the input shutdown bits (IN\_PS\_m) and registers 0x1E and 0x1F contain the output shutdown bits (OUT\_PS\_n), where "m" is any input channel and "n" is any output channel. To place any input or output channel in shutdown mode, the respective bit should be set high; otherwise, it should be set low for normal input or output operation. When in shutdown mode, the buffer (input or output) will be placed in a high-impedance state.

Note: To put the entire device in power save mode, the PWDN input (pin 70) should be set high; otherwise, it should be set low for normal operation.

#### **Video Input Selection Registers**

Registers 0x20 to 0x30 are used to control the routing of the crosspoint switch. Each output has a dedicated input selection register, which can be programmed to select any input channel for routing to its respective output.

#### **LMH6586 REGISTER MAP**

**TABLE 2. Video and Sync Detection Status Registers** 

Register	Address	R/W	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYNC DETECT OUT (CH 0-7)	0x00h	R		SD_7	SD_6	SD_5	SD_4	SD_3	SD_2	SD_1	SD_0
SYNC DETECT OUT (CH 8-15)	0x01h	R		SD_15	SD_14	SD_13	SD_12	SD_11	SD_10	SD_9	SD_8
SYNC DETECT OUT (CH 16-23)	0x02h	R		SD_23	SD_22	SD_21	SD_20	SD_19	SD_18	SD_17	SD_16
SYNC DETECT OUT (CH 24-31)	0x03h	R		SD_31	SD_30	SD_29	SD_28	SD_27	SD_26	SD_24	SD_24
VIDEO DETECT OUT (CH 0-7)	0x04h	R		VD_7	VD_6	VD_5	VD_4	VD_3	VD_2	VD_1	VD_0
VIDEO DETECT OUT (CH 8-15)	0x05h	R		VD_15	VD_14	VD_13	VD_12	VD_11	VD_10	VD_9	VD_8
VIDEO DETECT OUT (CH 16-23)	0x06h	R		VD_23	VD_22	VD_21	VD_20	VD_19	VD_18	VD_17	VD_16
VIDEO DETECT OUT (CH 24-31)	0x07h	R		VD_31	VD_30	VD_29	VD_28	VD_27	VD_26	VD_24	VD_24

**TABLE 3. Video and Sync Detection Control Registers** 

Register	Address	R/W	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RESERVED	0x08h	R/W	0x00	RSV							
	0x0Bh										
VIDEO DETECT	0x0Ch	R/W	0x00	VD_							
INVERT (CH 0-7)				INV_7	INV_6	INV_5	INV_4	INV_3	INV_2	INV_1	INV_0
VIDEO DETECT	0x0Dh	R/W	0x00	VD_							
INVERT (CH 8-15)				INV_15	INV_14	INV_13	INV_12	INV_11	INV_10	INV_9	INV_8
VIDEO DETECT	0x0Eh	R/W	0x00	VD_							
INVERT (CH 16-23)				INV_23	INV_22	INV_21	INV_20	INV_19	INV_18	INV_17	INV_16
VIDEO DETECT	0x0Fh	R/W	0x00	VD_							
INVERT (CH 24-31)				INV_31	INV_30	INV_29	INV_28	INV_27	INV_26	INV_24	INV_24
SYNC DETECT	0x10h	R/W	0x00	SD_							
ENABLE (CH 0-7)				EN_7	EN_6	EN_5	EN_4	EN_3	EN_2	EN_1	EN_0
SYNC DETECT	0x11h	R/W	0x00	SD_							
ENABLE (CH 8-15)				EN_15	EN_14	EN_13	EN_12	EN_11	EN_10	EN_9	EN_8
SYNC DETECT	0x12h	R/W	0x00	SD_							
ENABLE (CH 16-23)				EN_23	EN_22	EN_21	EN_20	EN_19	EN_18	EN_17	EN_16
SYNC DETECT	0x13h	R/W	0x00	SD_							
ENABLE (CH 24-31)				EN_31	EN_30	EN_29	EN_28	EN_27	EN_26	EN_25	EN_24
VIDEO DETECT	0x14h	R/W	0x00	VD_							
ENABLE (CH 0-7)				EN_7	EN_6	EN_5	EN_4	EN_3	EN_2	EN_1	EN_0
VIDEO DETECT	0x15h	R/W	0x00	VD_							
ENABLE (CH 8-15)				EN_15	EN_14	EN_13	EN_12	EN_11	EN_10	EN_9	EN_8
VIDEO DETECT	0x16h	R/W	0x00	VD_							
ENABLE (CH 16-23)				EN_23	EN_22	EN_21	EN_20	EN_19	EN_18	EN_17	EN_16
VIDEO DETECT	0x17h	R/W	0x00	VD_	SD_						
ENABLE (CH 24-31)				EN_31	EN_30	EN_29	EN_28	EN_27	EN_26	EN_25	EN_24

### **TABLE 4. Video Detection Threshold Control Registers**

Register	Address	R/W	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
VIDEO DETECT	0x1Dh	R/W	0x00	RSV						VDT[2:0]		
THRESHOLD												

### **TABLE 5. Input and Output Shutdown Registers**


Register	Address	R/W	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INPUT SHUTDOWN	0x18h	R/W	0x00	IN_							
(CH 0-7)				PS_7	PS_6	PS_5	PS_4	PS_3	PS_2	PS_1	PS_0
INPUT SHUTDOWN	0x19h	R/W	0x00	IN_							
(CH 8-15)				PS_15	PS_14	PS_13	PS_12	PS_11	PS_10	PS_9	PS_8
INPUT SHUTDOWN	0x1Ah	R/W	0x00	IN_							
(CH 16-23)				PS_23	PS_22	PS_21	PS_20	PS_19	PS_18	PS_17	PS_16
INPUT SHUTDOWN	0x1Bh	R/W	0x00	IN_							
(CH 24-31)				PS_31	PS_30	PS_29	PS_28	PS_27	PS_26	PS_25	PS_24
OUTPUT	0x1Eh	R/W	0x00	OUT_							
SHUTDOWN				PS_7	PS_6	PS_5	PS_4	PS_3	PS_2	PS_1	PS_0
(CH 0-7)											
OUTPUT	0x1Fh	R/W	0x00	OUT_							
SHUTDOWN				PS_15	PS_14	PS_13	PS_12	PS_11	PS_10	PS_9	PS_8
(CH 8-15)											

**TABLE 6. Video Input Selection Registers** 

Register	Address	R/W	Default	Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CH 0 OUTPUT	0x20h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 1 OUTPUT	0x21h	R/W	0x00	RSV		SELECTED INPUT CH[4:0]					
CH 2 OUTPUT	0x22h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 3 OUTPUT	0x23h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 4 OUTPUT	0x24h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 5 OUTPUT	0x25h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 6 OUTPUT	0x26h	R/W	0x00	RSV		SELECTED INPUT CH[4:0]					
CH 7 OUTPUT	0x27h	R/W	0x00	RSV	SELECTED INPUT CH[4:0]				:0]		
CH 8 OUTPUT	0x28h	R/W	0x00	RSV	RSV SELECTED INPU			T CH[4	:0]		
CH 9 OUTPUT	0x29h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 10 OUTPUT	0x2Ah	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 11 OUTPUT	0x2Bh	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 12 OUTPUT	0x2Ch	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	
CH 13 OUTPUT	0x2Dh	R/W	0x00	RSV	SE	LECTE	D INPU	T CH[4	:0]		
CH 14 OUTPUT	0x2Eh	R/W	0x00	RSV	RSV SELECTED IN			D INPU	T CH[4	:0]	
CH 15 OUTPUT	0x2Fh	R/W	0x00	RSV SELECTED INPUT C			T CH[4	:0]			
CH 16 OUTPUT (extra)	0x30h	R/W	0x00	RSV		SE	LECTE	D INPU	T CH[4	:0]	

Note: At initial power-up, all 17 outputs are driven by input channel 0.

## Physical Dimensions inches (millimeters) unless otherwise noted



80-Pin TQFP NS Package Number VHB80A

## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	Solar Magic®	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com