# 4-Bit Magnitude Comparator

The SN74LS85 is a 4-Bit Magnitude Camparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A<sub>0</sub>-A<sub>3</sub>, B<sub>0</sub>-B<sub>3</sub>); A<sub>3</sub>, B<sub>3</sub> being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (O<sub>A>B</sub>), "A less than B" (O<sub>A<B</sub>), "A equal to B" (O<sub>A=B</sub>). Three Expander Inputs, I<sub>A>B</sub>, I<sub>A<B</sub>, I<sub>A=B</sub>, allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: I<sub>A<B</sub> I<sub>A>B</sub> = L, I<sub>A=B</sub> = H. For serial (ripple) expansion, the O<sub>A>B</sub>, O<sub>A<B</sub> and O<sub>A=B</sub> Outputs are connected respectively to the I<sub>A>B</sub>, I<sub>A<B</sub>, and I<sub>A=B</sub> Inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the SN74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

- Easily Expandable
- Binary or BCD Comparison
- $O_{A>B}$ ,  $O_{A<B}$ , and  $O_{A=B}$  Outputs Available

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	<b>2</b> 5	70	°C
I <sub>OH</sub>	Output Current – High	4.		-0.4	mA
I <sub>OL</sub>	Output Current – Low	<b>5</b> .<		8.0	mA



### ON Semiconductor™

http://onsemi.com

### LOW POWER SCHOTTKY





SOIC D SUFFIX CASE 751B




SOEIAJ M SUFFIX CASE 966

### **ORDERING INFORMATION**

Device	Package	Shipping			
SN74LS85N	16 Pin DIP	2000 Units/Box			
SN74LS85D	SOIC-16	38 Units/Rail			
SN74LS85DR2	SOIC-16	2500/Tape & Reel			
SN74LS85M	SOEIAJ-16	See Note 1			
SN74LS85MEL	SOEIAJ-16	See Note 1			

 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

### **CONNECTION DIAGRAM DIP (TOP VIEW)**



	_	LOADING	(Note a)
PIN NAMES		HIGH	LOW
A <sub>0</sub> - A <sub>3</sub> , B <sub>0</sub> - B <sub>3</sub>	Parallel Inputs	1.5 U.L.	0.75 U.L.
$I_{A=B}$	A = B Expander Inputs	1.5 U.L.	0.75 U.L.
$I_{A < B}, I_{A > B}$	A < B, A > B, Expander Inputs	0.5 U.L.	0.25 U.L.
$O_{A > B}$	A Greater than B Output	10 U.L.	5 U.L.
$O_{A < B}$	B Greater than A Output	10 U.L.	5 U.L.
$O_A = B$	A Equal to B Output	10 U.L.	5 U.L.


#### NOTES

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

## LOGIC SYMBOL



V<sub>CC</sub> = PIN 16 GND = PIN 8



# TRUTH TABLE

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A <sub>3</sub> ,B <sub>3</sub>	A <sub>2</sub> ,B <sub>2</sub>	A <sub>1</sub> ,B <sub>1</sub>	$A_0,B_0$	I <sub>A&gt;B</sub>	I <sub>A<b< sub=""></b<></sub>	I <sub>A=B</sub>	O <sub>A&gt;B</sub>	O <sub>A<b< sub=""></b<></sub>	$O_{A=B}$
A <sub>3</sub> >B <sub>3</sub>	X	Х	X	X	X	Х	Н	L	L
A <sub>3</sub> <b<sub>3</b<sub>	X	Х	2 x	X	X	Χ	L	Н	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> >B <sub>2</sub>	Х	X	X	X	Χ	Н	L	L
A <sub>3</sub> =B <sub>3</sub>	$A_2 < B_2$	X	X	X	Χ	Χ	L	Н	L
$A_3 = B_3$	$A_2=B_2$	A <sub>1</sub> >B <sub>1</sub>	X	X	Χ	Χ	Н	L	L
$A_3=B_3$	$A_2=B_2$	A <sub>1</sub> <b<sub>1</b<sub>	X	X	Χ	Χ	L	Н	L
$A_3=B_3$	$A_2=B_2$	A <sub>1</sub> =B1	$A_0>B_0$	Х	Χ	Χ	Н	L	L
$A_3 = B_3$	$A_2=B_2$	A₁≐B₁	$A_0 < B_0$	X	X	Χ	L	Н	L
$A_3=B_3$	$A_2=B_2$	A <sub>1</sub> =B <sub>1</sub>	$A_0 = B_0$	Н	L	L	Н	L	L
$A_3=B_3$	$A_2 = B_2$	$A_1=B_1$	$A_0 = B_0$	L	Н	L	L	Н	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	X	X	Н	L	L	Н
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	Н	Н	L	L	L	L
$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	L	L	L	Ι	Н	L

H = HIGH Level L = LOW Level X = IMMATERIAL




Figure 1. Comparing Two n-Bit Words

### **APPLICATIONS**

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result

Table 1

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2-6
25 – 120 Bits	8-31

when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1.

### NOTE:

The SN74LS85 can be used as a 5-bit comparator only when the outputs are used to drive the  $A_0$ – $A_3$  and  $B_0$ – $B_3$  inputs of another SN74LS85 as shown in Figure 2 in positions #1, 2, 3, and 4.




Figure 2. Comparison of Two 24-Bit Words

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			٧	Guaranteed Inpu All Inputs	t HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage			0.8	٧	Guaranteed Inpu All Inputs	t LOW Voltage for
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	–18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.5		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table	
.,	0		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
I <sub>IH</sub>	Input HIGH Current A < B, A > B Other Inputs			20 60	μА	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
""	A < B, A > B Other Inputs			0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
I <sub>IL</sub>	Input LOW Current A < B, A > B Other Inputs			-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	-20		-100	mA	V <sub>CC</sub> = MAX	
I <sub>CC</sub>	Power Supply Current			20	mA	V <sub>CC</sub> = MAX	

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$ )

			Limits	9 (		
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Any A or B to A < B, A > B		24 20	36 30	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Any A or B to A = B	0,	27 23	45 45	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	A < B or A = B to A > B	10	14 11	22 17	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
t <sub>PLH</sub> t <sub>PHL</sub>	A = B to A = B	S	13 13	20 26	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	A > B or A = B to A < B		14 11	22 17	ns	

### **AC WAVEFORMS**





Figure 3. Figure 4.

### PACKAGE DIMENSIONS

### **N SUFFIX** PLASTIC PACKAGE CASE 648-08


**ISSUE R** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- 714.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	M MIN MAX		MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
C	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	0.050 BSC		BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0 °	10 °	
S	0.020	0.040	0.51	1.01	

### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J**



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INC	HES
DIM	M MIN MAX		MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019


### PACKAGE DIMENSIONS

#### **M SUFFIX**

SOEIAJ PACKAGE CASE 966-01 ISSUE O









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR
  REFERENCE ONLY
- REFERENCE ONLY.

  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α		2.05	-1	0.081			
A <sub>1</sub>	0.05	0.20	0.002	0.008			
ь	0.35	0.50	0.014	0.020			
C	0.18 0.27		0.007	0.011			
D	9.90	10.50	0.390	0.413			
E	5.10	5.45	0.201	0.215			
e	1.27	BSC	0.050	BSC			
Η <sub>E</sub>	7.40	8.20	0.291	0.323			
L	0.50	0.85	0.020	0.033			
LE	1.10 1.50		0.043	0.059			
M	0 °	10°	0 °	10°			
$Q_1$	0.70 0.90		0.028	0.035			
Z	-	0.78		0.031			

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative