SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS148C - DECEMBER 1982 - REVISED JANUARY 1998

- High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HC574...J OR W PACKAGE SN74HC574...DW, N, OR PW PACKAGE (TOP VIEW)



SN54HC574 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC574 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC574 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	Χ	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS148C - DECEMBER 1982 - REVISED JANUARY 1998

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see I	Note 1) ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) ±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): D	W package 97°C/W
N	package 67°C/W
P	W package 128°C/W
Storage temperature range, T _{stq}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



recommended operating conditions (see Note 3)

			AS	154HC57	4	SN	174HC57	'4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5	
VIL		V _{CC} = 4.5 V	0		1.35	0		1.35	V
		V _{CC} = 6 V	0		1.8	0		1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	Т	A = 25°C	;	SN54H	C574	SN74H	C574	UNIT
PARAMETER	1231 00	MUITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL		2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS148C - DECEMBER 1982 - REVISED JANUARY 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 2	25°C	SN54H	C574	SN74H	IC574	UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNII
		2 V		6		4		5	
fclock	Clock frequency	4.5 V		30		20		24	MHz
		6 V		38		24		28	
		2 V	80		120		100		
t _W	Pulse duration, CLK high or low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		ns
t _{su}	Setup time, data before CLK↑	4.5 V	20		30		25		
		6 V	17		26		21		
	Hold time, data after CLK↑	2 V	5		5		5		ns
th		4.5 V	5		5		5		
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ղ = 25°C	;	SN54F	IC574	SN74H	IC574	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V	6	11		4		5		
f _{max}			4.5 V	30	36		20		24		MHz
			6 V	36	40		24		28		
			2 V		90	180		270		225	
t _{pd}	CLK	Any Q	4.5 V		28	36		54		45	ns
·			6 V		24	31		46		38	
			2 V		77	150		225		190	
t _{en}	ŌĒ	Any Q	4.5 V		26	30		45		38	ns
			6 V		23	26		38		32	
			2 V		52	150		225		190	
^t dis	ŌĒ	Any Q	4.5 V		24	30		45		38	ns
			6 V		22	26		38		32	
			2 V		28	60		90		75	
t _t		Any Q	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13	

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS148C - DECEMBER 1982 - REVISED JANUARY 1998


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	T,	չ = 25°C	;	SN54H	IC574	SN74H	C574	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6					5		
fmax			4.5 V	30					24		MHz
			6 V	36					28		
			2 V		105	265		400		330	
tpd	CLK	Any Q	4.5 V		36	53		80		66	ns
·			6 V		31	46		68		57	
			2 V		95	235		355		295	
t _{en}	ŌĒ	Any Q	4.5 V		32	47		71		59	ns
			6 V		28	41		60		51	
		Any Q	2 V		60	210		315		265	- I
t _t			4.5 V		17	42		63		53	
			6 V		14	36		53		45	


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	100	pF

PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Texas Instru	ments	Semiconductors						
Search	Tech Support	Comments Site Map TI&ME Home						
Products	1	Development Tools		Application	ıs			
Products								

>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > Flip-Flops > <u>D-Type (3-State) Flip-Flops</u> >

SN74HC574, OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Training

Parameter Name	SN74HC574
Voltage Nodes (V)	6, 5, 2
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output Drive (mA)	-6/6
No. of Outputs	8
Static Current	0.08
th (ns)	5
tpd(max) (ns)	38
tsu (ns)	21
Logic	True

Description

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC574 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC574 is characterized for

operation from -40°C to 85°C.

Features

- High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: scls148c.pdf (108 KB)
Full datasheet in Zipped PostScript: scls148c.psz (111 KB)

Pricing/Samples/Availability

Orderable Device	<u>Package</u>	Pins	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Oty	Availability / Samples
SN74HC574APWR	<u>PW</u>	120	-40 TO 85	ACTIVE	0.82	2000	Check stock or order
SN74HC574DW	<u>DW</u>	ľ2O –	-40 TO 85	ACTIVE	0.76	25	Check stock or order
SN74HC574DWR	<u>DW</u>	ľ2O –	-40 TO 85	ACTIVE	0.67	2000	Check stock or order
SN74HC574N	N	ľ2O –	-40 TO 85	ACTIVE	0.74	20	Check stock or order
SN74HC574N3	N	ľ2O –	-40 TO 85	OBSOLETE			
SN74HC574PWR	<u>PW</u>	12O	-40 TO 85	ACTIVE	0.82	2000	Check stock or order

Application Reports

View Application Reports for **Digital Logic**

- <u>CMOS POWER CONSUMPTION AND CPD CALCULATION</u> (SCAA035B Updated: 02/05/1999)
- DESIGNING WITH LOGIC (SDYA009C Updated: 02/05/1999)
- HCMOS DESIGN CONSIDERATIONS (SCLA007 Updated: 02/05/1999)
- <u>IMPLICATIONS OF SLOW OR FLOATING CMOS INPUTS</u> (SCBA004C Updated:

06/25/1999)

- INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS (SDYA010 Updated: 02/05/1999)
- LIVE INSERTION (SDYA012 Updated: 02/05/1999)
- <u>SN54/74HCT CMOS LOGIC FAMILY APPLICATIONS AND RESTRICTIONS</u> (SCLA011

 Updated: 02/05/1999)
- <u>USING HIGH SPEED CMOS AND ADVANCED CMOS IN SYSTEMS WITH MULTIPLE VCC</u> (SCLA008 Updated: 02/05/1999)

Related Documents

- <u>DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION</u> (SZZU001B, 4 KB Updated: 05/09/1999)
- LOGIC SELECTION GUIDE FEBRUARY 2000 (SDYU001M, 13837 KB Updated: 02/25/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 02/05/1999)

Table Data Updated on: 6/18/2000

Search	Tech Support	Comments	Site Map	TI&ME	Home				
(c) Copyright 2000 Texas Instruments Incorporated. All rights reserved.									
Trademarks, Important Notice!, Privacy Policy									