To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1 ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

## Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

# 3806 Group 

User's Manual
RENESAS 8-BIT SINGLE-CHIP
MICROCOMPUTER
740 FAMILY / 38000 SERIES

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.


## Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.


## Preface

This user's manual describes Mitsubishi's CMOS 8bit microcomputers 3806 Group.
After reading this manual, the user should have a through knowledge of the functions and features of the 3806 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.
For details of software, refer to the "SERIES MELPS 740 <SOFTWARE> USER'S MANUAL."
For details of development support tools, refer to the "DEVELOPMENT SUPPORT TOOLS FOR MICROCOMPUTERS" data book.

## BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems denelopment. Be sure to refer to this chapter.

## 1. Organization

- ChAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

## - CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

- CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, electric characteristics, a list of registers, the masking confirmation (mask ROM version), and mark specifications which are to be submitted when ordering.

## 2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :


Note 2. Bit attributes•.....The attributes of control register bits are classified into 3 bytes : read-only, write-only and read and write. In the figure, these attributes are represented as follows :
R•••••Read
O $\cdots \cdots \cdot R$ Read enabled
$\times \cdots \cdots \cdot R$ Read disabled
W.....•Write

○•••••Read enabled
○ $\cdots \cdots \cdots \cdot$ Write enabled
X••••••Read disabled
$\times \cdots \cdots \cdot$ Write disabled

## LIST OF GROUPS HAVING THE SIMILAR FUNCTIONS

3806 group, one of the CMOS 8-bit microcomputer 38000 series presented in this user's manual is provided with standard functions.
The basic functions of the $3800,3802,3806$ and 3807 groups having the same functions are shown below. For the detailed functions of each group, refer to the related data book and user's manual.

List of groups having the same functions
As of September 1995


Notes 1: Extended operating temperature version available
2: High-speed version available
3: Extended operating temperature version and High-speed version available
*. ROM expansion

## Table of contents

CHAPTER 1. HARDWARE
DESCRIPTION ..... 1-2
FEATURES ..... 1-2
APPLICATIONS ..... 1-2
PIN CONFIGURATION ..... 1-2
FUNCTIONAL BLOCK ..... 1-4
PIN DESCRIPTION ..... 1-5
PART NUMBERING ..... 1-7
GROUP EXPANSION ..... 1-8
GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION) ..... 1-10
GROUP EXPANSION (HIGH-SPEED VERSION) ..... 1-11
FUNCTIONAL DESCRIPTION ..... 1-12
Central Processing Unit (CPU) ..... 1-12
Memory ..... 1-16
I/O Ports ..... 1-18
Interrupts ..... 1-21
Timers ..... 1-23
Serial I/O ..... 1-25
A-D Converter ..... 1-31
D-A Converter ..... 1-32
Reset Circuit ..... 1-31
Clock Generating_Circuit ..... 1-35
Processor Modes ..... 1-36
NOTES ON PROGRAMMING ..... 1-38
Processor Status Register ..... 1-38
Interrupts ..... 1-38
Decimal Calculations ..... 1-38
Timers ..... 1-38
Multiplication and Division Instructions ..... 1-38
Ports ..... 1-38
Serial I/O ..... 1-38
A-D Converter ..... 1-38
D-A Converter ..... 1-38
Instruction Execution Time ..... 1-38
Memory Expansion Mode and Microprocessor Mode. ..... 1-38
DATA REQUIRED FOR MASK ORDERS ..... 1-39
ROM PROGRAMMING METHOD ..... 1-39
FUNCTIONAL DESCRIPTION SUPPLEMENT ..... 1-40
Interrupt. ..... 1-40
Timing After Interrupt ..... 1-41
A-D Converter ..... 1-42
CHAPTER 2. APPLICATION
2.1 I/O port ..... 2-2
2.1.1 Memory map of I/O port ..... 2-2
2.1.2 Related registers ..... 2-3
2.1.3 Handling of unused pins ..... 2-4
2.2 Timer ..... 2-5
2.2.1 Memory map of timer ..... 2-5
2.2.2 Related registers ..... 2-6
2.2.3 Timer application examples ..... 2-11
2.3 Serial I/O ..... 2-23
2.3.1 Memory map of serial I/O ..... 2-23
2.3.2 Related registers ..... 2-24
2.3.3 Serial I/O connection examples ..... 2-30
2.3.4 Setting of serial T/O transfer data format ..... 2-32
2.3.5 Serial I/O application examples ..... 2-33
2.4 A-D converter ..... 2-53
2.4.1 Vemory map of A-D conversion ..... 2-53
2.4.2 Related registers ..... 2-54
2.4.3 A-D conversion application example ..... 2-56
2.5 Processor mode ..... 2-58
2.5.1 Memory map of processor mode ..... 2-58
2.5.2 Related register ..... 2-58
2.5.3 Processor mode application examples ..... 2-59
2.6 Reset ..... 2-66
2.6.1 Connection example of reset IC ..... 2-66
CHAPTER 3. APPENDIX
3.1 Electrical characteristics ..... 3-2
3.1.1 Absolute maximum ratings ..... 3-2
3.1.2 Recommended operating conditions. ..... 3-3
3.1.3 Electrical characteristics. ..... 3-4
3.1.4 A-D converter characteristics ..... 3-4
3.1.5 D-A converter characteristics ..... 3-5
3.1.6 Timing requirements and Switching characteristics ..... 3-6
3.1.7 Absolute maximum ratings (Extended operating temperature version) ..... 3-10
3.1.8 Recommended operating conditions(Extended operating temperature version) ..... 3-10
3.1.9 Electrical characteristics (Extended operating temperature version) ..... 3-11
3.1.10 A-D converter characteristics (Extended operating temperature version) ..... 3-11
3.1.11 D-A converter characteristics (Extended operating temperature version) ..... 3-12
3.1.12 Timing requirements and Switching characteristics(Extended operating temperature version).3-13
3.1.13 Absolute maximum ratings (High-speed version) ..... 3-15
3.1.14 Recommended operating conditions(High-speed version). ..... 3-15
3.1.15 Electrical characteristics (High-speed version) ..... 3-16
3.1.16 A-D converter characteristics (High-speed version) ..... 3-16
3.1.17 D-A converter characteristics (High-speed version) ..... 3-17
3.1.18 Timing requirements and Switching characteristics(High-speed version) ..... 3-18
3.1.19 Timing diagram ..... 3-22
3.2 Standard characteristics. ..... 3-25
3.2.1 Power source current characteristic examples ..... 3-25
3.2.2 Port standard characteristic examples ..... 3-26
3.2.3 A-D conversion standard characteristics ..... 3-28
3.2.4 D-A conversion standard characteristics. ..... 3-29
3.3 Notes on use ..... 3-30
3.3.1 Notes on interrupts. ..... 3-30
3.3.2 Notes on the serial I/O1. ..... 3-30
3.3.3 Notes on the A-D converter ..... 3-31
3.3.4 Notes on the RESET pin ..... 3-32
3.3.5 Notes on input and output pins. ..... 3-32
3.3.6 Notes on memory expansion mode and microprocessor mode ..... 3-33
3.3.7 Notes on built-in PROM. ..... 3-34
3.4 Countermeasures against noise ..... 3-36
3.4.1 Shortest wiring length ..... 3-36
3.4.2 Connection of a bypass capacitor across the Vss line and the Vcc line ..... 3-37
3.4.3 Wiring to analog input pins ..... 3-38
3.4.4 Consideration for oscillator ..... 3-38
3.4.5 Setup for I/O ports ..... 3-39
3.4.6 Providing of watchdog timer function by software ..... 3-39
3.5 List of registers ..... 3-41
3.6 Mask ROM ordering method ..... 3-53
3.7 Mark specification form ..... 3-79
3.8 Package outline ..... 3-81
3.9 List of instruction codes ..... 3-83
3.10 Machine Instructions ..... 3-84
3.11 SFR memory map ..... 3-94
3.12 Pin configuration ..... 3-95

## List of figures

CHAPTER 1 HARDWARE
Fig. 1 Pin configuration of M38063M6-XXXFP ..... 1-2
Fig. 2 Pin configuration of M38063M6-XXXGP and M38063M6AXXXHP ..... 1-3
Fig. 3 Functional block diagram ..... 1-4
Fig. 4 Part numbering ..... 1-7
Fig. 5 Memory expansion plan ..... 1-8
Fig. 6 Memory expansion plan (Extended operating temperature version) ..... 1-10
Fig. 7 Memory expansion plan (High-speed version) ..... 1-11
Fig. 8740 Family CPU register structure ..... 1-12
Fig. 9 Register push and pop at interrupt generation and subroutine call ..... 1-13
Fig. 10 Structure of CPU mode register ..... 1-15
Fig. 11 Memory map diagram ..... 1-16
Fig. 12 Memory map of special function register (SFR) ..... 1-17
Fig. 13 Port block diagram (single-chip mode) (1) ..... 1-19
Fig. 14 Port block diagram (single-chip mode) (2) ..... 1-20
Fig. 15 Interrupt control ..... 1-22
Fig. 16 Structure of interrupt-related registers ..... 1-22
Fig. 17 Structure of timer XY register ..... 1-23
Fig. 18 Block diagram of timer X , timer Y , timer 1, and timer 2 ..... 1-24
Fig. 19 Block diagram of clock synchronous serial I/O1 ..... 1-25
Fig. 20 Operation of clock synchronous serial I/O1 function ..... 1-25
Fig. 21 Block diagram of UART serial I/O ..... 1-26
Fig. 22 Operation of UART serial I/O function ..... 1-27
Fig. 23 Structure of serial I/O control registers ..... 1-28
Fig. 24 Structure of serial I/O2 control register ..... 1-29
Fig. 25 Block diagram of serial I/O2 function ..... 1-29
Fig. 26 Timing of serial I/O2 function ..... 1-30
Fig. 27 Structure of AD/DA control register ..... 1-31
Fig. 28 Block diagram of A-D converter ..... 1-31
Fig. 29 Block diagram of D-A converter ..... 1-32
Fig. 30 Equivalent connection circuit of D-A converter ..... 1-32
Fig. 31 Example of reset circuit ..... 1-33
Fig. 32 Internal status of microcomputer after reset ..... 1-33
Fig. 33 Timing of reset ..... 1-34
Fig. 34 Ceramic resonator circuit ..... 1-35
Fig. 35 External clock input circuit ..... 1-35
Fig. 36 Block diagram of clock generating circuit ..... 1-35
Fig. 37 Memory maps in various processor modes ..... 1-36
Fig. 38 Structure of CPU mode register ..... 1-36
Fig. 39 ONW function timing ..... 1-37
Fig. 40 Programming and testing of One Time PROM version ..... 1-39
Fig. 41 Timing chart after an interrupt occurs ..... 1-41
Fig. 42 Time up to execution of the interrupt processing routine ..... 1-41
Fig. 43 A-D conversion equivalent circuit ..... 1-43
Fig. 44 A-D conversion timing chart ..... 1-43

## CHAPTER 2 APPLICATION

Fig. 2.1.1 Memory map of I/O port related registers ............................................................... 2-2

Fig. 2.1.2 Structure of Port Pi (i=0, 1, 2, 3, 4, 5, 6, 7, 8) .................................................... 2-3
Fig. 2.1.3 Structure of Port Pi direction register (i=0, 1, 2, 3, 4, 5, 6, 7, 8) ...................... 2-3

Fig. 2.2.1 Memory map of timer related registers.................................................................... 2-5
Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y ............................................. 2-6
Fig. 2.2.3 Structure of Timer 1 .................................................................................................. 2-6
Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y ................................................................. 2-7
Fig. 2.2.5 Structure of Timer XY mode register ...................................................................... 2-8
Fig. 2.2.6 Structure of Interrupt request register 1 .................................................................. 2-9
Fig. 2.2.7 Structure of Interrupt request register 2 ................................................................... 2-9
Fig. 2.2.8 Structure of Interrupt control register 1 ................................................................. 2-10
Fig. 2.2.9 Structure of Interrupt control register 2 ................................................................. 2-10
Fig. 2.2.10 Connection of timers and setting of division ratios [Clock function] ................ 2-12
Fig. 2.2.11 Setting of related registers [Clock function] ........................................................ 2-13
Fig. 2.2.12 Control procedure [Clock function] ....................................................................... 2-14
Fig. 2.2.13 Example of a peripheral circuit ............................................................................ 2-15
Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output] .......... 2-15
Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output].................................. 2-16
Fig. 2.2.16 Control procedure [Piezoelectric buzzer output] ................................................. 2-16
Fig. 2.2.17 A method for judging if input pulse exists .......................................................... 2-17
Fig. 2.2.18 Setting of related registers [Measurement of frequency] ................................... 2-18
Fig. 2.2.19 Control procedure [Measurement of frequency]................................................... 2-19
Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width] ........... 2-20
Fig. 2.2.21 Setting of related registers [Measurement of pulse width] ............................... 2-21
Fig. 2.2.22 Control procedure [Measurement of pulse width]............................................... 2-22
Fig. 2.3.1 Memory map of serial I/O related registers ........................................................... 2-23
Fig. 2.3.2 Structure of Transmit/Receive buffer register ....................................................... 2-24
Fig. 2.3.3 Structure of Serial I/O1 status register .................................................................. 2-24
Fig. 2.3.4 Structure of Serial I/O1 control register................................................................... 2-25
Fig. 2.3.5 Structure of UART control register ......................................................................... 2-25
Fig. 2.3.6 Structure of Baud rate generator ............................................................................ 2-26
Fig. 2.3.7 Structure of Serial I/O2 control register................................................................. 2-26
Fig. 2.3.8 Structure of Serial I/O2 register .............................................................................. 2-27
Fig. 2.3.9 Structure of Interrupt edge selection register ........................................................ 2-27
Fig. 2.3.10 Structure of Interrupt request register 1.............................................................. 2-28

Fig. 2.3.12 Structure of Interrupt control register 1 ............................................................... 2-29
Fig. 2.3.13 Structure of Interrupt control register 2 ................................................................ 2-29
Fig. 2.3.14 Serial I/O connection examples (1) ...................................................................... 2-30
Fig. 2.3.15 Serial I/O connection examples (2) ...................................................................... 2-31
Fig. 2.3.16 Setting of Serial I/O transfer data format............................................................ 2-32
Fig. 2.3.17 Connection diagram [Communication using a clock synchronous serial I/O].. 2-33
Fig. 2.3.18 Timing chart [Communication using a clock synchronous serial I/O]............... 2-33
Fig. 2.3.19 Setting of related registers at a transmitting side
$\quad$ [Communication using a clock synchronous serial I/O] ................................ 2-34
Fig. 2.3.20 Setting of related registers at a receiving side
[Communication using a clock synchronous serial I/O]
2-35
Fig. 2.3.21 Control procedure at a transmitting side[Communication using a clock synchronous serial I/O]2-36
Fig. 2.3.22 Control procedure at a receiving side[Communication using a clock synchronous serial I/O] ..... 2-37
Fig. 2.3.23 Connection diagram [Output of serial data] ..... 2-38
Fig. 2.3.24 Timing chart [Output of serial data] ..... 2-38
Fig. 2.3.25 Setting of serial I/O1 related registers [Output of serial data] ..... 2-39
Fig. 2.3.26 Setting of serial I/O1 transmission data [Output of serial data] ..... 2-39
Fig. 2.3.27 Control procedure of serial I/O1 [Output of serial data] ..... 2-40
Fig. 2.3.28 Setting of serial I/O2 related registers [Output of serial data] ..... 2-41
Fig. 2.3.29 Setting of serial I/O2 transmission data [Output of serial data] ..... 2-41
Fig. 2.3.30 Control procedure of serial I/O2 [Output of serial data] ..... 2-42
Fig. 2.3.31 Connection diagram
[Cyclic transmission or reception of block data between microcomputers] ..... 2-43
Fig. 2.3.32 Timing chart [Cyclic transmission or reception of block data between microcomputers] ..... 2-44
Fig. 2.3.33 Setting of related registers
[Cyclic transmission or reception of block data between microcomputers] ..... 2-44
Fig. 2.3.34 Control in the master unit ..... 2-45
Fig. 2.3.35 Control in the slave unit ..... 2-46
Fig. 2.3.36 Connection diagram [Communication using UART] ..... 2-47
Fig. 2.3.37 Timing chart [Communication using UART] ..... 2-47
Fig. 2.3.38 Setting of related registers at a transmitting side [Communication using UART] ..... 2-49
Fig. 2.3.39 Setting of related registers at a receiving side [Communication using UART] ..... 2-50
Fig. 2.3.40 Control procedure at a transmitting side [Communication using UART] ..... 2-51
Fig. 2.3.41 Control procedure at a receiving side [Communication using UART] ..... 2-52
Fig. 2.4.1 Memory map of A-D conversion related registers ..... 2-53
Fig. 2.4.2 Structure of AD/DA control register ..... 2-54
Fig. 2.4.3 Structure of A-D conversion register ..... 2-54
Fig. 2.4.4 Structure of Interrupt request register 2 ..... 2-55
Fig. 2.4.5 Structure of Interrupt control register 2 ..... 2-55
Fig. 2.4.6 Connection diagram [Conversion of Analog input voltage] ..... 2-56
Fig. 2.4.7 Setting of related registers [Conversion of Analog input voltage] ..... 2-56
Fig. 2.4.8 Control procedure [Conversion of Analog input voltage] ..... 2-57
Fig. 2.5.1 Memory map of processor mode related register ..... 2-58
Fig. 2.5.2 Structure of CPU mode register ..... 2-58
Fig. 2.5.3 Expansion example of ROM and RAM ..... 2-59
Fig. 2.5.4 Read-cycle (OE access, SRAM) ..... 2-60
Fig. 2.5.5 Read-cycle (OE access, EPROM) ..... 2-60
Fig. 2.5.6 Write-cycle (W control, SRAM) ..... 2-61
Fig. 2.5.7 Application example of the $\overline{O N W}$ function ..... 2-62
Fig. 2.5.8 Expansion example of ROM and RAM [High-speed version] ..... 2-63
Fig. 2.5.9 Read-cycle (OE access, SRAM) [High-speed version] ..... 2-64
Fig. 2.5.10 Read-cycle (OE access, EPROM) [High-speed version] ..... 2-64
Fig. 2.5.11 Write-cycle (W control, SRAM) [High-speed version] ..... 2-65
Fig. 2.6.1 Example of Poweron reset circuit ..... 2-66
Fig. 2.6.2 RAM back-up system ..... 2-66

## CHAPTER 3 APPENDIX

Fig. 3.1.1 Circuit for measuring output switching characteristics (1) ................................... 3-21

Fig. 3.1.2 Circuit for measuring output switching characteristics (2) ................................... 3-21
Fig. 3.1.3 Timing diagram (in single-chip mode) .................................................................... 3-22
Fig. 3.1.4 Timing diagram (in memory expansion mode and microprocessor mode) (1).. 3-23
Fig. 3.1.5 Timing diagram (in memory expansion mode and microprocessor mode) (2) .. 3-24
Fig. 3.2.1 Power source current characteristic example ....................................................... 3-25
Fig. 3.2.2 Power source current characteristic example (in wait mode)............................. 3-25
Fig. 3.2.3 Standard characteristic example of CMOS output port at P-channel drive(1) .. 3-26
Fig. 3.2.4 Standard characteristic example of CMOS output port at P-channel drive(2) .. 3-26
Fig. 3.2.5 Standard characteristic example of CMOS output port at N-channel drive(1) .. 3-27
Fig. 3.2.6 Standard characteristic example of CMOS output port at N-channel drive(2) .. 3-27
Fig. 3.2.7 A-D conversion standard characteristics ................................................................ 3-28
Fig. 3.2.8 D-A conversion standard characteristics ................................................................ 3-29
Fig. 3.3.1 Structure of interrupt control register 2 ................................................................. 3-30
Fig. 3.4.1 Wiring for the RESET pin ....................................................................................... 3-36
Fig. 3.4.2 Wiring for clock I/O pins ......................................................................................... 3-37
Fig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version ........ 3-37
Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line ...................................... 3-37
Fig. 3.4.5 Analog signal line and a resistor and a capacitor ................................................ 3-38
Fig. 3.4.6 Wiring for a large current signal line ...................................................................... 3-38
Fig. 3.4.7 Wiring to a signal line where potential levels change frequently ....................... 3-38
Fig. 3.4.8 Stepup for I/O ports .................................................................................................. 3-39
Fig. 3.4.9 Watchdog timer by software .................................................................................... 3-39
Fig. 3.5.1 Structure of Port $\mathrm{Pi}(\mathrm{i}=0,1,2,3,4,5,6,7,8)$................................................... 3-41
Fig. 3.5.2 Structure of Port Pi direction register (i=0, 1, 2, 3, 4, 5, 6, 7, 8) .................... 3-41
Fig. 3.5.3 Structure of Transmit/Receive buffer register ....................................................... 3-42
Fig. 3.5.4 Structure of Serial I/O1 status register .................................................................. 3-42
Fig. 3.5.5 Structure of Serial I/O1 control register................................................................. 3-43
Fig. 3.5.6 Structure of UART control register ......................................................................... 3-43
Fig. 3.5.7 Structure of Baud rate generator ............................................................................ 3-44
Fig. 3.5.8 Structure of Serial I/O2 control register................................................................. 3-44
Fig. 3.5.9 Structure of Serial I/O2 register .............................................................................. 3-45
Fig. 3.5.10 Structure of Prescaler 12, Prescaler X, Prescaler Y .......................................... 3-45
Fig. 3.5.11 Structure of Timer 1 ............................................................................................... 3-46
Fig. 3.5.12 Structure of Timer 2, Timer X, Timer Y .............................................................. 3-46
Fig. 3.5.13 Structure of Timer XY mode register ................................................................... 3-47
Fig. 3.5.14 Structure of AD/DA control register...................................................................... 3-48
Fig. 3.5.15 Structure of A-D conversion register.................................................................... 3-48
Fig. 3.5.16 Structure of D-A 1 conversion, D-A 2 conversion register ................................ 3-49
Fig. 3.5.17 Structure of Interrupt edge selection register ..................................................... 3-49
Fig. 3.5.18 Structure of CPU mode register .......................................................................... 3-50
Fig. 3.5.19 Structure of Interrupt request register 1 .............................................................. 3-51
Fig. 3.5.20 Structure of Interrupt request register 2 .............................................................. 3-51
Fig. 3.5.21 Structure of Interrupt control register 1 ............................................................... 3-52
Fig. 3.5.22 Structure of Interrupt control register 2 ............................................................... 3-52

## List of tables

CHAPTER 1 HARDWARE
Table 1 Pin description (1) ..... 1-5
Table 2 Pin description (2) ..... 1-6
Table 3 List of supported products ..... 1-9
Table 4 List of supported products (Extended operating temperature version) ..... 1-10
Table 5 List of supported products (High-speed version) ..... 1-11
Table 6 Push and pop instructions of accumulator or processor status register ..... 1-13
Table 7 Set and clear instructions of each bit of processor status register ..... 1-14
Table 8 List of I/O port functions ..... 1-18
Table 9 Interrupt vector addresses and priority ..... 1-21
Table 10 Functions of ports in memory expansion mode and microprocessor mode ..... 1-36
Table 11 Programming adapter ..... 1-39
Table 12 Interrupt sources, vector addresses and interrupt priority ..... 1-40
Table 13 Change of A-D conversion register during A-D conversion ..... 1-42
CHAPTER 2 APPLICATION
Table 2.1.1 Handling of unused pins (in single-chip mode) ..... 2-4
Table 2.1.2 Handling of unused pins (in memory expansion mode and microprocessor mode) ..... 2-4
Table 2.2.1 Function of CNTRo/CNTR1 edge switch bit ..... 2-8
Table 2.3.1 Setting examples of Baud rate generator values and transfer bit rate values ..... 2-48
CHAPTER 3 APPENDIX
Table 3.1.1 Absolute maximum ratings ..... 3-2
Table 3.1.2 Recommended operating conditions ..... 3-3
Table 3.1.3 Electrical characteristics ..... 3-4
Table 3.1.4 A-D converter characteristics ..... 3-4
Table 3.1.5 D-A converter characteristics ..... 3-5
Table 3.1.6 Timing requirements (1) ..... 3-6
Table 3.1.7 Timing requirements (2) ..... 3-6
Table 3.1.8 Switching characteristics (1) ..... 3-7
Table 3.1.9 Switching characteristics (2) ..... 3-7
Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (1) ..... 3-8
Table 3.1.11 Switching characteristics in memory expansion mode and microprocessor mode (1) ..... 3-8
Table 3.1.12 Timing requirements in memory expansion mode and microprocessor mode (2). ..... 3-9
Table 3.1.13 Switching characteristics in memory expansion mode and microprocessor mode (2) ..... 3-9
Table 3.1.14 Absolute maximum ratings (Extended operating temperature version) ..... 3-10
Table 3.1.15 Recommended operating conditions (Extended operating temperature version) ..... 3-10
Table 3.1.16 Electrical characteristics (Extended operating temperature version) ..... 3-11
Table 3.1.17 A-D converter characteristics (Extended operating temperature version) ..... 3-11
Table 3.1.18 D-A converter characteristics (Extended operating temperature version) ..... 3-12
Table 3.1.19 Timing requirements (Extended operating temperature version) ..... 3-13
Table 3.1.20 Switching characteristics (Extended operating temperature version) ..... 3-13

## List of tables

Table 3.1.21 Timing requirements in memory expansion mode and microprocessor mode (Extended operating temperature version) ..... 3-14
Table 3.1.22 Switching characteristics in memory expansion mode and microprocessor mode (Extended operating temperature version) ..... 3-14
Table 3.1.23 Absolute maximum ratings (High-speed version) ..... 3-15
Table 3.1.24 Recommended operating conditions (High-speed version) ..... 3-15
Table 3.1.25 Electrical characteristics (High-speed version) ..... 3-16
Table 3.1.26 A-D converter characteristics (High-speed version) ..... 3-16
Table 3.1.27 D-A converter characteristics (High-speed version) ..... 3-17
Table 3.1.28 Timing requirements (1) (High-speed version) ..... 3-18
Table 3.1.29 Timing requirements (2) (High-speed version) ..... 3-18
Table 3.1.30 Switching characteristics (1) (High-speed version) ..... 3-19
Table 3.1.31 Switching characteristics (2) (High-speed version) ..... 3-19
Table 3.1.32 Timing requirements in memory expansion mode and microprocessor mode (1) (High-speed version) ..... 3-20
Table 3.1.33 Switching characteristics in memory expansion mode and microprocessor mode (1) (High-speed version) ..... 3-20
Table 3.1.34 Timing requirements in memory expansion mode and microprocessor mode (2) (High-speed version) ..... 3-21
Table 3.1.35 Switching characteristics in memory expansion mode and microprocessor mode (2) (High-speed version) ..... 3-21
Table 3.3.1 Programming adapter ..... 3-34
Table 3.3.2 Setting of programming adapter switch ..... 3-34
Table 3.3.3 Setting of PROM programmer address ..... 3-35
Table 3.5.1 Function of CNTRo/CNTR1 edge switch bit ..... 3-47

## CHAPTER

## HARDWARE

DESCRIPTION<br>FEATURES<br>APPLICATIONS<br>PIN CONFIGURATION<br>FUNCTIONAL BLOCK PIN DESCRIPTION PART NUMBERING GROUP EXPANSION FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING DATA REQUIRED FOR MASK ORDERS<br>ROM PROGRAMMING METHOD FUNCTIONAL DESCRIPTION SUPPLEMENT

## HARDWARE

DESCRIPTION/FEATURES/APPLICATIONS/PIN CONFIGURATION

## DESCRIPTION

The 3806 group is 8 -bit microcomputer based on the 740 family core technology.
The 3806 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, and D-A converters.
The various microcomputers in the 3806 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.
For details on availability of microcomputers in the 3806 group, refer to the section on group expansion.

## FEATURES

- Basic machine-language instructions71
- Memory size

ROM $\qquad$ 12 K to 48 K bytes
RAM 384 to 1024 bytes

- Programmable input/output ports 72
- Interrupts $\qquad$ 16 sources, 16 vectors
- Timers $\qquad$ 8 bit $\times 4$
- Serial I/O1 $\qquad$ 8 -bit $\times 1$ (UART or Clock-synchronized)
- Serial I/O2 $\qquad$ 8-bit $\times 1$ (Clock-synchronized)
- A-D converter $\qquad$ 8 -bit $\times 8$ channels
- D-A converter 8 -bit $\times 2$ channels
- Clock generating circuit $\qquad$ Internal feedback resistor (connect to external ceramic resonator or quartz-crystal)
- Memory expansion possible

| Specification (unit) |  | Standard | Extended operating <br> temperature version |
| :---: | :---: | :---: | :---: |
| High-speed <br> version |  |  |  |
| Minimum instruction <br> execution time ( $\mu \mathrm{s}$ ) | 0.5 | 0.5 | 0.4 |
| Oscillation frequency <br> (MHz) | 8 | 8 | 10 |
| Power source voltage <br> $(\mathrm{V})$ | 3.0 to 5.5 | 4.0 to 5.5 | 2.7 to 5.5 |
| Power dissipation <br> $(\mathrm{mW})$ | 32 | 32 | 40 |
| Operating temperature <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | -20 to 85 | -40 to 85 | -20 to 85 |

## APPLICATIONS

Office automation, VCRs, tuners, musical instruments, cameras, air conditioners, etc.

## PIN CONFIGURATION (TOP VIEW)



Fig. 1 Pin configuration of M38063M6-XXXFP

## PIN CONFIGURATION (TOP VIEW)



Fig. 2 Pin configuration of M38063M6-XXXGP and M38063M6AXXXHP

## HARDWARE

FUNCTIONAL BLOCK

FUNCTIONAL BLOCK


Fig. 3 Functional block diagram

## PIN DESCRIPTION

Table 1. Pin description (1)

| Pin | Name | Function | port function |
| :---: | :---: | :---: | :---: |
| Vcc | Power source | - Apply voltage of 3.0 V to 5.5 V to Vcc , and 0 V to Vss . (Extended operating temperature version : 4.0 V to 5.5 V ) (High-speed version : 2.7 V to 5.5 V ) |  |
| CNVss | CNVss | - This pin controls the operation mode of the chip. <br> - Normally connected to Vss. <br> - If this pin is connected to Vcc, the internal ROM is inhibited and external memory is accessed. |  |
| Vref | Analog reference voltage | - Reference voltage input pin for A-D and D-A converters |  |
| AVss | Analog power source | - GND input pin for A-D and D-A converters <br> - Connect to Vss. |  |
| RESET | Reset input | - Reset input pin for active "L" |  |
| XIN | Clock input ${ }_{\text {Clock output }}$ | - Input and output signals for the internal clock generating circuit. <br> - Connect a ceramic resonator or quartz-crystal oscillator between the XIN and Xout pins to set the oscillation frequency. <br> - If an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. <br> - The clock is used as the oscillating source of system clock. |  |
| $\mathrm{P} 00-\mathrm{P} 07$ | I/O port P0 | - 8 bit CMOS I/O port <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> - At reset this port is set to input mode. <br> - In modes other than single-chip, these pins are used as address, data, and control bus I/O pins. <br> - CMOS compatible input level <br> - CMOS 3-state output structure |  |
| P10-P17 | I/O port P1 |  |  |
| P20-P27 | 1/O port P2 |  |  |
| P30-P37 | I/O port P3 |  |  |
| P40, P41 | I/O port P4 | - 8-bit CMOS I/O port with the same function as port P0 <br> - CMOS compatible input level |  |
| P42/INT0, P43/INT1 |  | - CMOS 3-state output structure | - External interrupt input pin |
| $\begin{aligned} & \text { P44/RxD, } \\ & \text { P45/TxD, } \\ & \text { P46/SCLK1, } \\ & \text { P47/SRDY1 } \end{aligned}$ |  |  | - Serial I/O1 I/O pins |
| P50 | I/O port P5 | - 8-bit CMOS I/O port with the same function as port P0 <br> - CMOS compatible input level |  |
| $\begin{aligned} & \mathrm{P} 51 / \mathrm{INT} 2- \\ & \mathrm{P} 53 / \mathrm{INT} 4 \end{aligned}$ |  | - CMOS 3-state output structure | - External interrupt input pin |
| P54/CNTR0, P55/CNTR1 |  |  | - Timer X and Timer Y I/O pins |
| P56/DA1, P57/DA2 |  |  | - D-A conversion output pins |
| $\begin{aligned} & \text { P60/AN0 - } \\ & \text { P67/AN7 } \end{aligned}$ | I/O port P6 | - 8-bit CMOS I/O port with the same function as port P0 <br> - CMOS compatible input level <br> - CMOS 3-state output structure | - A-D conversion input pins |

## HARDWARE

PIN DESCRIPTION

Table 2. Pin description (2)

| Pin | Name | Function | except a port function |
| :---: | :---: | :---: | :---: |
| P70/SIN2, P71/SOUT2, P72/ScLK2, P73/SRDY2 | I/O port P7 | - 8-bit I/O port with the same function as port P0 <br> - CMOS compatible input level <br> - N-channel open-drain output structure | - Serial I/O2 I/O pins |
| P74-P77 |  |  |  |
| P80-P87 | I/O port P8 | - 8-bit CMOS I/O port with the same function as <br> - CMOS compatible input level <br> - CMOS 3-state output structure | rt P0 |

## PART NUMBERING


Fig. 4 Part numbering

## HARDWARE

## GROUP EXPANSION

Currently supported products are listed below.
Table 3. List of supported products
As of September 1995

| Product name | (P) ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38062M3-XXXFP | $\begin{gathered} 12288 \\ (12158) \end{gathered}$ | 384 | 80P6N-A | Mask ROM version |
| M38062M3-XXXGP |  |  | 80P6S-A | Mask ROM version |
| M38062M4-XXXFP | $\begin{gathered} 16384 \\ (16254) \end{gathered}$ | 384 | 80P6N-A | Mask ROM version |
| M38062M4-XXXGP |  |  | 80P6S-A | Mask ROM version |
| M38063M6-XXXFP | $\begin{gathered} 24576 \\ (24446) \end{gathered}$ | 512 | 80P6N-A | Mask ROM version |
| M38063E6-XXXFP |  |  |  | One Time PROM version |
| M38063E6FP |  |  |  | One Time PROM version (blank) |
| M38063M6-XXXGP |  |  | 80P6S-A | Mask ROM version |
| M38063E6-XXXGP |  |  |  | One Time PROM version |
| M38063E6GP |  |  |  | One Time PROM version (blank) |
| M38063E6FS |  |  | 80D0 | EPROM version |
| M38067M8-XXXFP | $\begin{gathered} 32768 \\ (32638) \end{gathered}$ | 1024 | 80P6N-A | Mask ROM version |
| M38067M8-XXXGP |  |  | 80P6S-A | Mask ROM version |
| M38067MC-XXXFP | $\begin{gathered} 49152 \\ (49022) \end{gathered}$ | 1024 | 80P6N-A | Mask ROM version |
| M38067EC-XXXFP |  |  |  | One Time PROM version |
| M38067ECFP |  |  |  | One Time PROM version (blank) |
| M38067MC-XXXGP |  |  |  | Mask ROM version |
| M38067EC-XXXGP |  |  | 80P6S-A | One Time PROM version |
| M38067ECGP |  |  |  | One Time PROM version (blank) |

## GROUP EXPANSION

Mitsubishi plans to expand the 3806 group as follows:
(1) Support for mask ROM, One Time PROM, and EPROM versions
ROM/PROM capacity
12 K to 48 K bytes
RAM capacity 384 to 1024 bytes
(2) Packages

80P6N-A.
0.8 mm -pitch plastic molded QFP

80P6S-A
0.65 mm -pitch plastic molded QFP

80D0 $\qquad$ 0.8 mm-pitch ceramic LCC (EPROM version)

## Memory Expansion Plan



Fig. 5 Memory expansion plan

## HARDWARE

GROUP EXPANSION
GROUP EXPANSION
(EXTENDED OPERATING TEMPERATURE VERSION)
Mitsubishi plans to expand the 3806 group (extended operating temperature version) as follows:
(1) Support for mask ROM version
ROM/PROM capacity $\qquad$ 12 K to 48 K bytes
RAM capacity 384 to 1024 bytes
(2) Packages 80P6N-A $\qquad$ 0.8 mm -pitch plastic molded QFP

## Memory Expansion Plan

New product
M38067ECD


Fig. 6 Memory expansion plan (Extended operating temperature version)

Currently supported products are listed below.
Table 4. List of supported products (Extended operating temperature version)
As of September 1995

| Product name | (P) ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38062M3DXXXFP | 12288(12158) | 384 | 80P6N-A | Mask ROM version |
| M38062M4DXXXFP | 16384(16254) | 384 |  | Mask ROM version |
| M38063M6DXXXFP | 24576(24446) | 512 |  | Mask ROM version |
| M38067M8DXXXFP | 32768(32638) | 1024 |  | Mask ROM version |
| M38067MCDXXXFP | 49152(49022) | 1024 |  | Mask ROM version |
| M38067ECDXXXFP |  |  |  | One Time PROM version |
| M38067ECDFP |  |  |  | One Time PROM version (blank) |

## GROUP EXPANSION (HIGH-SPEED VERSION)

Mitsubishi plans to expand the 3806 group (high-speed version) as follows:
(1) Support for mask ROM, One Time PROM, and EPROM versions
ROM/PROM capacity .................................................................................... to 1024 bytes
(2) Packages

80P6N-A. $\qquad$ 0.8 mm-pitch plastic molded QFP 80P6S-A $\qquad$ 0.65 mm-pitch plastic molded QFP 80P6D-A $\qquad$ 0.5 mm-pitch plastic molded QFP 80D0. 0.8 mm -pitch ceramic LCC (EPROM version)

## Memory Expansion Plan



Fig. 7 Memory expansion plan (High-speed version)

Currently supported products are listed below.
Table 5. List of supported products (High-speed version)
As of September 1995

| Product name | (P) ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38063M6AXXXFP | $\begin{gathered} 24576 \\ (24446) \end{gathered}$ | 512 | 80P6N-A | Mask ROM version |
| M38063M6AXXXGP |  |  | 80P6S-A | Mask ROM version |
| M38063M6AXXXHP |  |  | 80P6D-A | Mask ROM version |
| M38067M8AXXXFP | $\begin{gathered} 32768 \\ (32638) \end{gathered}$ | 1024 | 80P6N-A | Mask ROM version |
| M38067M8AXXXGP |  |  | 80P6S-A | Mask ROM version |
| M38067MCAXXXFP | $\begin{gathered} 49152 \\ (49022) \end{gathered}$ | 1024 | 80P6N-A | Mask ROM version |
| M38067ECAXXXFP |  |  |  | One Time PROM version |
| M38067ECAFP |  |  |  | One Time PROM version (blank) |
| M38067MCAXXXGP |  |  |  | Mask ROM version |
| M38067ECAXXXGP |  |  | 80P6S-A | One Time PROM version |
| M38067ECAGP |  |  |  | One Time PROM version (blank) |
| M38067ECAFS |  |  | 80D0 | EPROM version |

## FUNCTIONAL DESCRIPTION

## Central Processing Unit (CPU)

The 3806 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.
The central processing unit (CPU) has the six registers.

## Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

## Index register $\mathbf{X}(\mathrm{X})$, Index register $\mathbf{Y}(\mathrm{Y})$

Both index register $X$ and index register $Y$ are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.
When the T flag in the processor status register is set to " 1 ", the value contained in index register $X$ becomes the address for the second OPERAND.

## Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.
The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is " 0 ", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.
The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.
The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 9.

## Program counter (PC)

The program counter is a 16 -bit counter consisting of two 8 -bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 8740 Family CPU register structure


Notes 1 : The condition to enable the interrupt $\rightarrow$ Interrupt enable bit is " 1 "
Interrupt disable flag is " 0 "
2 : When an interrupt occurs, the address of the next instruction to be executed is stored in the stack area. When a subroutine is called, the address one before the next instruction to be executed is stored in the stack area.

Fig. 9 Register push and pop at interrupt generation and subroutine call

Table 6. Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## HARDWARE

## FUNCTIONAL DESCRIPTION

## Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the $\mathrm{Z}, \mathrm{V}, \mathrm{N}$ flags are not valid.
After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index $X$ mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.
(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
(2) Zero flag ( $Z$ )

The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than " 0 ".
(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 "
When an interrupt occurs, this flag is automatically set to " 1 " to prevent other interrupts from interfering until the current interrupt is serviced.
(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.
(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ". The saved processor status is the only place where the break flag is ever set.
(6) Index X mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and $I / O$ and $I / O$. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X , and the address of memory location 2 is specified by normal addressing modes.
(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.
(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 7. Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## CPU mode register

The CPU mode register is allocated at address 003B16.
The CPU mode register contains the stack page selection bit.


Fig. 10 Structure of CPU mode register

## HARDWARE

## FUNCTIONAL DESCRIPTION

## Memory

## Special function register (SFR) area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

## Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.
The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM capacity <br> (bytes) | Address <br> XXXX16 |
| :---: | :---: |
| 192 | $00 \mathrm{FF}_{16}$ |
| 256 | $013 \mathrm{~F}_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $023 \mathrm{~F}_{16}$ |
| 640 | 02BF $_{16}$ |
| 768 | 033F $_{16}$ |
| 896 | 03BF $_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |

ROM area

| ROM capacity <br> (bytes) | Address <br> YYYY16 | Address <br> ZZZZ16 |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |

Fig. 11 Memory map diagram

| 000016 | Port P0 (P0) | 002016 | Prescaler 12 (PRE12) |
| :---: | :---: | :---: | :---: |
| 000116 | Port P0 direction register (POD) | 002116 | Timer 1 (T1) |
| 000216 | Port P1 (P1) | 002216 | Timer 2 (T2) |
| 000316 | Port P1 direction register (P1D) | 002316 | Timer XY mode register (TM) |
| 000416 | Port P2 (P2) | 002416 | Prescaler X (PREX) |
| 000516 | Port P2 direction register (P2D) | 002516 | Timer X (TX) |
| 000616 | Port P3 (P3) | 002616 | Prescaler Y (PREY) |
| 000716 | Port P3 direction register (P3D) | 002716 | Timer Y (TY) |
| 000816 | Port P4 (P4) | 002816 |  |
| 000916 | Port P4 direction register (P4D) | 002916 |  |
| 000A ${ }_{16}$ | Port P5 (P5) | 002A16 |  |
| 000B16 | Port P5 direction register (P5D) | 002B16 |  |
| $000 \mathrm{C}_{16}$ | Port P6 (P6) | $002 \mathrm{C}_{16}$ |  |
| 000D16 | Port P6 direction register (P6D) | 002D16 |  |
| 000E16 | Port P7 (P7) | 002E16 |  |
| 000F16 | Port P7 direction register (P7D) | 002F16 |  |
| 001016 | Port P8 (P8) | 003016 |  |
| 001116 | Port P8 direction register (P8D) | 003116 |  |
| 001216 |  | 003216 |  |
| 001316 |  | 003316 |  |
| 001416 |  | 003416 | AD/DA control register (ADCON) |
| 001516 |  | 003516 | A-D conversion register (AD) |
| 001616 |  | 003616 | D-A1 conversion register (DA1) |
| 001716 |  | 003716 | D-A2 conversion register (DA2) |
| 001816 | Transmit/Receive buffer register (TB/RB) | 003816 |  |
| 001916 | Serial I/O1 status register (SIO1STS) | 003916 |  |
| 001A16 | Serial I/O1 control register (SIO1CON) | 003A16 | Interrupt edge selection register (INTEDGE) |
| 001B16 | UART control register (UARTCON) | 003B16 | CPU mode register (CPUM) |
| 001C16 | Baud rate generator (BRG) | 003C16 | Interrupt request register 1(IREQ1) |
| 001D16 | Serial I/O2 control register (SIO2CON) | 003D16 | Interrupt request register 2(IREQ2) |
| 001E16 |  | 003E16 | Interrupt control register 1(ICON1) |
| 001F16 | Serial I/O2 register (SIO2) | 003F16 | Interrupt control register 2(ICON2) |

Fig. 12 Memory map of special function register (SFR)

## HARDWARE

## FUNCTIONAL DESCRIPTION

## I/O Ports

## Direction registers

The 3806 group has 72 programmable I/O pins arranged in nine I/O ports (ports P0 to P8). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 8. List of I/O port functions

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| P00-P07 | Port P0 | $\begin{array}{l}\text { Input/output, } \\ \text { individual bits }\end{array}$ | $\begin{array}{l}\text { CMOS 3-state output } \\ \text { CMOS compatible } \\ \text { input level }\end{array}$ | $\begin{array}{l}\text { Address low-order byte } \\ \text { output }\end{array}$ | CPU mode register |$\}$

Note 1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.

(3) Port P44

(5) Port P46

Serial I/01
synchronous clock selection bit

(7) Ports P54, P55

Data bus $\longrightarrow$ Port latch
(6) Port P47
(2) Ports P42, P43, P51, P52, P53

(4) Port P45

(8) Ports P56, P57


Fig. 13 Port block diagram (single-chip mode) (1)

## HARDWARE

FUNCTIONAL DESCRIPTION
(9) Port P6


Analog input pin selection bit
(10) Port P70

(11) Port P71

(13) Port P73

(12) Port P72

(14) Ports P74 - Port P77


Fig. 14 Port block diagram (single-chip mode) (2)

## Interrupts

Interrupts occur by sixteen sources: seven external, eight internal, and one software.

## Interrupt control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

## Interrupt operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

## Notes on use

When the active edge of an external interrupt (INT0 to INT4, CNTR0, or CNTR1) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;
(1) Disable the external interrupt which is selected.
(2) Change the active edge selection.
(3) Clear the interrupt request bit which is selected to " 0 ".
(4) Enable the external interrupt which is selected.

Table 9. Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INT0 input | External interrupt (active edge selectable) |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Serial I/O1 reception | 4 | FFF716 | FFF616 | At completion of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission | 5 | FFF516 | FFF416 | At completion of serial I/O1 transfer shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 8 | FFEF16 | FFEE16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 9 | FFED16 | FFEC16 | At timer 2 underflow |  |
| CNTR0 | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| CNTR1 | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Serial I/O2 | 12 | FFE716 | FFE616 | At completion of serial I/O2 data transfer | Valid when serial I/O2 is selected |
| INT2 | 13 | FFE516 | FFE416 | At detection of either rising or falling edge of INT2 input | External interrupt (active edge selectable) |
| INT3 | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| INT4 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of INT4 input | External interrupt (active edge selectable) |
| A-D converter | 16 | FFDF16 | FFDE16 | At completion of A-D conversion |  |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Note 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.

## HARDWARE

## FUNCTIONAL DESCRIPTION



Fig. 15 Interrupt control


Fig. 16 Structure of interrupt-related registers

## Timers

The 3806 group has four timers: timer X , timer Y , timer 1, and timer 2.
All timers are count down. When the timer reaches " 0016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".
The division ratio of each timer or prescaler is given by $1 /(n+1)$, where n is the value in the corresponding timer or prescaler latch.


Fig. 17 Structure of timer XY register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16 . The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

## Timer $\mathbf{X}$ and Timer $\mathbf{Y}$

Timer $X$ and Timer $Y$ can each be selected in one of four operating modes by setting the timer $X Y$ mode register.

## Timer Mode

The timer counts $f($ XIN $) / 16$ in timer mode.

## Pulse Output Mode

Timer $X$ (or timer $Y$ ) counts $f(X I N) / 16$. Whenever the contents of the timer reach "0016", the signal output from the CNTRo (or CNTR1) pin is inverted. If the CNTRo (or CNTR1) active edge switch bit is " 0 ", output begins at " H ".
If it is " 1 ", output starts at " $L$ ". When using a timer in this mode, set the corresponding port P54 ( or port P55) direction register to output mode.

## Event Counter Mode

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTRo or CNTR1 pin.

## Pulse Width Measurement Mode

If the CNTRo (or CNTR1) active edge selection bit is " 0 ", the timer counts at the oscillation frequency divided by 16 while the CNTRo (or CNTR1) pin is at "H". If the CNTRo (or CNTR1) active edge switch bit is " 1 ", the count continues during the time that the CNTR (or CNTR1) pin is at " $L$ ".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer underflows, the corresponding interrupt request bit is set.

## HARDWARE

## FUNCTIONAL DESCRIPTION



Fig. 18 Block diagram of timer X, timer Y, timer 1, and timer 2

## Serial I/O

## Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

## Clock synchronous serial I/O mode

Clock synchronous serial I/O1 mode can be selected by setting the mode selection bit of the serial I/O1 control register to "1".
For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 001816).


Fig. 19 Block diagram of clock synchronous serial I/O1


Fig. 20 Operation of clock synchronous serial I/O1 function

## HARDWARE

## FUNCTIONAL DESCRIPTION

## Asynchronous serial I/O (UART) mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.
The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.


Fig. 21 Block diagram of UART serial I/O


Fig. 22 Operation of UART serial I/O function

## Serial I/O1 control register (SIO1CON) 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

## UART control register (UARTCON) 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

## Serial I/O1 status register (SIO1STS) 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , re-
spectively). Writing " 0 " to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.
All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## Transmit buffer/Receive buffer register (TB/ RB) 001816

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## Baud rate generator (BRG) 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## HARDWARE

## FUNCTIONAL DESCRIPTION



UART control register
(UARTCON : address 001B 16 )

- Character length selection bit (CHAS)
$0: 8$ bits
1:7 bits
- Parity enable bit (PARE)

0 : Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0 : 1 stop bit
1: 2 stop bits
P45/TxD P-channel output disable bit (POFF)
0 : CMOS output (in output mode)
1: N -channel open drain output (in output mode)
Not used (return "1" when read)

Fig. 23 Structure of serial I/O control registers

## Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.
For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

## Serial I/O2 control register (SIO2CON) 001D16

The serial I/O2 control register contains seven bits which control various serial I/O functions.


Fig. 24 Structure of serial I/O2 control register


Fig. 25 Block diagram of serial I/O2 function

## HARDWARE

## FUNCTIONAL DESCRIPTION



Notes 1: When the internal clock is selected as the transfer clock, the divide ratio can be selected by setting bits 0 to 2 of the serial I/O2 control register.
2: When the internal clock is selected as the transfer clock, the S OUT2 pin goes to high impedance after transfer completion.

Fig. 26 Timing of serial I/O2 function

## A-D Converter

The functional blocks of the A-D converter are described below.

## [A-D conversion register]

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

## [AD/DA control register]

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at " 0 " during an A-D conversion, and changes to " 1 " when an A-D conversion ends. Writing " 0 " to this bit starts the A-D conversion. Bits 6 and 7 are used to control the output of the D-A converter.

## [Comparison voltage generator]

The comparison voltage generator divides the voltage between AVSS and VREF into 256, and outputs the divided voltages.

## [Channel selector]

The channel selector selects one of the ports P60/ANo to P67/AN7, and inputs the voltage to the comparator.

## [Comparator and Control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage, then stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to " 1 ".
Note that the comparator is constructed linked to a capacitor, so set $f($ XIN ) to 500 kHz or more during an A-D conversion.


Fig. 27 Structure of AD/DA control register


Fig. 28 Block diagram of A-D converter

## HARDWARE

## FUNCTIONAL DESCRIPTION

## D-A Converter

The 3806 group has two internal D-A converters (DA1 and DA2) with 8-bit resolutions.
The D-A converter is performed by setting the value in the D-A conversion register. The result of D-A converter is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".
When using the D-A converter, the corresponding port direction register bit (DA1/P56 or DA2/P57) should be set to "0" (input status).
The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:
$\mathrm{V}=\mathrm{VREF} \times \mathrm{n} / 256$ ( $\mathrm{n}=0$ to 255 )
Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to " 0016 ", the DA output enable bits are cleared to " 0 ", and the P56/DA1 and P57/ DA2 pins are set to input (high impedance).
The D-A output is not buffered, so connect an external buffer when driving a low-impedance load.
Set Vcc to 4.0 V or more when using the D-A converter.


Fig. 29 Block diagram of D-A converter


Fig. 30 Equivalent connection circuit of D-A converter

## Reset Circuit

To reset the microcomputer, the $\overline{\text { RESET }}$ pin should be held at an "L" level for $2 \mu$ s or more. Then the RESET pin is returned to an "H" level (Note 1), reset is released. Internal operation does not begin until after 8 to 13 XIN clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).
Make sure that the reset input voltage is less than 0.8 V for Vcc of 4.0 V (Note 2).

Note 1. The power source voltage should be between the following voltage.

- Between 3.0 V and 5.5 V for standard version
- Between 4.0 V and 5.5 V for extended operating temperature version
- Between 2.7 V and 5.5 V for high-speed version

Note 2. Reset input voltage is less than the following voltage.

- 0.6 V for $\mathrm{Vcc}=3.0 \mathrm{~V}$
- 0.8 V for $\mathrm{Vcc}=4.0 \mathrm{~V}$
- 0.54 V for $\mathrm{Vcc}=2.7 \mathrm{~V}$


Fig. 31 Example of reset circuit


Fig. 32 Internal status of microcomputer after reset

## HARDWARE

FUNCTIONAL DESCRIPTION


Fig. 33 Timing of reset

## Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and Xout. To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open.

## Oscillation control

## Stop Mode

If the STP instruction is executed, the internal clock $\phi$ stops at an " H ". Timer 1 is set to " 0116 " and prescaler 12 is set to " $\mathrm{FF}_{16}$ ".
Oscillator restarts when an external interrupt is received, but the internal clock $\phi$ remains at an " H " until timer 1 underflow.
This allows time for the clock circuit oscillation to stabilize.
If oscillator is restarted by a reset, no wait time is generated, so keep the RESET pin at an "L" level until oscillation has stabilized.

## Wait Mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.
Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.
To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to " 1 " before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 underflows, so set the timer 1 interrupt enable bit to " 0 " before the STP instruction is executed.


Fig. 34 Ceramic resonator circuit


Fig. 35 External clock input circuit


Fig. 36 Block diagram of clock generating circuit

## HARDWARE

## FUNCTIONAL DESCRIPTION

## Processor Modes

Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits CMo and CM1 (bits 0 and 1 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 10. Functions of ports in memory expansion mode and microprocessor mode

| Port Name | Function |
| :---: | :---: |
| Port P0 | Outputs low-order byte of address. |
| Port P1 | Outputs high-order byte of address. |
| Port P2 | Operates as I/O pins for data D7 to Do (including instruction codes). |
| Port P3 | P30 and P31 function only as output pins (except that the port latch cannot be read). P 32 is the $\overline{\mathrm{ONW}}$ input pin. <br> P 33 is the RESETOUT output pin. (Note) <br> P34 is the $\phi$ output pin. <br> P 35 is the SYNC output pin. <br> P36 is the $\overline{W R}$ output pin, and P37 is the $\overline{\mathrm{RD}}$ output pin. |

Note: If CNVss is connected to Vss, the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the RESETOUT output pin.

## Single-Chip Mode

Select this mode by resetting the microcomputer with CNVss connected to Vss.

## Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNVss connected to Vss. This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

## Microprocessor Mode

Select this mode by resetting the microcomputer with CNVss connected to VCC, or by setting the processor mode bits to " 10 " in software with CNVss connected to Vss. In microprocessor mode, the internal ROM is no longer valid and external memory must be used.


Fig. 37 Memory maps in various processor modes


Fig. 38 Structure of CPU mode register

## Bus control with memory expansion

The 3806 group has a built-in ONW function to facilitate access to external memory and I/O devices in memory expansion mode or microprocessor mode.
If an " $L$ " level signal is input to the $\overline{O N W}$ pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of $\phi$. During this extended period, the $\overline{R D}$ or WR signal remains at "L". This extension period is valid only for writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16 in microprocessor mode, 044016 to YYYY16 in memory expansion mode, and only read and write cycles are extended.


* : Period during which $\overline{\text { ONW }}$ input signal is received

During this period, the ONW signal must be fixed at either "H" or "L". At all other times, the input level of the ONW signal has no affect on operations.
The bus cycles is not extended for an address in the area 000816 to $043 F_{16}$, regardless of whether the ONW signal is received.

Fig. $39 \overline{\mathrm{ONW}}$ function timing

## HARDWARE

## NOTES ON PROGRAMMING

## NOTES ON PROGRAMMING <br> Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.
In particular, it is essential to initialize the index $X$ mode ( $T$ ) and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

## Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative $(\mathrm{N})$, overflow $(\mathrm{V})$, and zero (Z) flags are invalid.
The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

The index $X$ mode ( $T$ ) and the decimal mode ( $D$ ) flags do not affect the MUL and DIV instruction.
The execution of these instructions does not change the contents of the processor status register.

## Ports

The contents of the port direction registers cannot be read.
The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY1 }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{S R D Y 1}$ output enable bit to "1".
Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. The SOUT2 pin from serial I/O2 goes to high impedance after transmission is completed.

## A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Make sure that $f(X I N)$ is at least 500 kHz during an A-D conversion. (If the $\overline{O N W}$ pin has been set to " $L$ ", the A-D conversion will take twice as long to match the longer bus cycle, and so $f(X I N)$ must be at least 1 MHz .)
Do not execute the STP or WIT instruction during an A-D conversion.

## D-A Converter

The accuracy of the D-A converter becomes poor rapidly under the $\mathrm{VCC}=4.0 \mathrm{~V}$ or less condition.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The frequency of the internal clock $\phi$ is half of the XIN frequency. When the ONW function is used in modes other than single-chip mode, the frequency of the internal clock $\phi$ may be one fourth the XIN frequency.

## Memory Expansion Mode and Microprocessor Mode

Execute the LDM or STA instruction for writing to port P3 (address 000616) in memory expansion mode and microprocessor mode.

Set areas which can be read out and write to port P3 (address 000616) in a memory, using the read-modify-write instruction (SEB, CLB).

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form
2. Mark Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies)

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a generalpurpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 11. Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| $80 P 6 N-A$ | PCA4738F-80A |
| 80P6S-A | PCA4738G-80A |
| 80D0 | PCA4738L-80A |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 40 is recommended to verify programming.


Fig. 40 Programming and testing of One Time PROM version

## HARDWARE

## FUNCTIONAL DESCRIPTION SUPPLEMENT

## FUNCTIONAL DESCRIPTION SUPPLEMENT

## Interrupt

3806 group permits interrupts on the basis of 16 sources. It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt
requests occur during the same sampling, the higherpriority interrupt is accepted first. This priority is determined by hardware, but variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag. For interrupt sources, vector addresses and interrupt priority, refer to "Table 12."

Table 12. Interrupt sources, vector addresses and interrupt priority

| Priority | Interrupt sources | Vector ad | dresses | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  |  | High-order 'Low-order |  |  |
| 1 | Reset (Note) | FFFD16 | FFFC16 | Non-maskable |
| 2 | INTo interrupt | FFFB16 | FFFA16 | External interrupt (active edge selectable) |
| 3 | INT1 interrupt | FFF916 | FFF816 | External interrupt (active edge selectable) |
| 4 | Serial I/O1 receive interrupt | FFF716 | FFF616 | Valid when serial I/O1 is selected |
| 5 | Serial I/O1 transmit interrupt | FFF516 , | FFF416 | Valid when serial I/O1 is selected |
| 6 | Timer X interrupt | FFF316 | FFF216 |  |
| 7 | Timer Y interrupt | FFF116 | FFF016 |  |
| 8 | Timer 1 interrupt | FFEF16 | FFEE16 | STP release timer underflow |
| 9 | Timer 2 interrupt | FFED16 : | FFEC16 |  |
| 10 | CNTRo interrupt | FFEB16 | FFEA16 | External interrupt (active edge selectable) |
| 11 | CNTR1 interrupt | FFE916 | FFE816 | External interrupt (active edge selectable) |
| 12 | Serial I/O2 interrupt | FFE716 | FFE616 | Valid when serial I/O2 is selected |
| 13 | INT2 interrupt | FFE516 | FFE416 | External interrupt (active edge selectable) |
| 14 | INT3 interrupt | FFE316 | FFE216 | External interrupt (active edge selectable) |
| 15 | INT4 interrupt | FFE116 | FFE016 | External interrupt (active edge selectable) |
| 16 | A-D conversion interrupt | FFDF16 | FFDE16 |  |
| 17 | BRK instruction interrupt | FFDD16 : | FFDC16 | Non-maskable software interrupt |

Note: Reset functions in the same way as an interrupt with the highest priority.

## Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently in execution.

Figure 41 shows a timing chart after an interrupt occurs, and Figure 42 shows the time up to execution of the interrupt processing routine.


Fig. 41 Timing chart after an interrupt occurs


Fig. 42 Time up to execution of the interrupt processing routine

## HARDWARE

## FUNCTIONAL DESCRIPTION SUPPLEMENT

## A-D Converter

A-D conversion is started by setting AD conversion completion bit to " 0 ." During A-D conversion, internal operations are performed as follows.

1. After the start of A-D conversion, A-D conversion register goes to "0016."
2. The highest-order bit of A-D conversion register is set to " 1 ," and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
3. As a result of comparison, when Vref < Vin, the highest-order bit of A-D conversion register becomes "1." When Vref > Vin, the highest-order bit becomes "0."

By repeating the above operations up to the lowestorder bit of the A-D conversion register, an analog value converts into a digital value.
A-D conversion completes at 50 clock cycles (12.5 $\mu s$ at $f(X I N)=8.0 \mathrm{MHz})$ after it is started, and the result of the conversion is stored into the A-D conversion register.
Concurrently with the completion of A-D conversion, A-D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1."

Relative formula for a reference voltage VREF of A-D converter and Vref

$$
\begin{aligned}
& \text { When } \mathrm{n}=0 \text { Vref } \\
&=0 \\
& \text { When } \mathrm{n}=1 \text { to } 255 \quad \text { Vref }=\frac{\text { VREF }}{256} \times(\mathrm{n}-0.5) \\
& \mathrm{n}: \text { the value of } A-D \text { converter (decimal numeral) }
\end{aligned}
$$

Table 13. Change of A-D conversion register during A-D conversion

|  | Change of A-D conversion register |  |  |  |  |  |  |  | Value of comparison voltage (Vref) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| At start of conversion | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| First comparison | 1 0 0 0 0 0 0 0 |  |  |  |  |  |  |  | $\frac{\text { VREF }}{2}-\frac{\text { VREF }}{512}$ |  |  |  |
| Second comparison | $* * 1$ 1 0 0 0 0 0 0 |  |  |  |  |  |  |  | $\frac{\text { Vref }}{2} \pm \frac{\text { Vref }}{4}-\frac{\text { Vref }}{512}$ |  |  |  |
| Third comparison | * 1 *2 |  | 1 | 0 | 0 | 0 | 0 | 0 | VRE | Vref | $\pm \frac{\text { VREF }}{8}$ | $\begin{array}{r}\text { VreF } \\ \hline 512\end{array}$ |
| $\tau$ |  |  |  |  |  |  |  |  |  |  |  |  |
| After completion of eighth comparison |  |  | * 3 | * 4 | * 5 | * 6 | * 7 |  |  |  |  |  |

*1: A result of the first comparison
*3: A result of the third comparison
*5: A result of the fifth comparison
*7: A result of the seventh comparison
*2: A result of the second comparison
*4: A result of the fourth comparison
*6: A result of the sixth comparison
*8: A result of the eighth comparison

Figures 43 shows A-D conversion equivalent circuit, and Figure 44 shows A-D conversion timing chart.


Fig. 43 A-D conversion equivalent circuit


Fig. 44 A-D conversion timing chart

## HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT
MEMORANDUM

# CHAPTER 2 <br> <br> APPLICATION 

 <br> <br> APPLICATION}
2.1 I/O port
2.2 Timer
2.3 Serial I/O
2.4 A-D converter
2.5 Processor mode
2.6 Reset

## APPLICATION

### 2.1 I/O port

### 2.1 I/O port

### 2.1.1 Memory map of I/O port

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (P0D) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C16 | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 | Port P7 (P7) |
| 000F16 | Port P7 direction register (P7D) |
| 001016 | Port P8 (P8) |
| 001116 | Port P8 direction register (P8D) |
|  |  |

Fig. 2.1.1 Memory map of I/O port related registers

### 2.1.2 Related registers

## Port Pi

b7 b6 b5 b4 b3 b2 b1 b0


Port Pi (Pi) (i = 0, 1, 2, 3, 4, 5, 6, 7, 8)
[Address : $0016,0216,0416,0616,0816, \mathrm{OA}_{16}, 0 \mathrm{C}_{16}, 0 \mathrm{E}_{16}, 10_{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio | - In output mode $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port Pi1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port Pi2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 | Port Pi3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port Pi4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 | Port Pis |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 | Port Pi6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 | Port Pi7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 2.1.2 Structure of Port $\mathrm{Pi}(\mathrm{i}=0,1,2,3,4,5,6,7,8)$

## Port Pi direction register

b7 b6 b5 b4 b3 b2 b1 b0


Port Pi direction register (PiD) ( $\mathrm{i}=0,1,2,3,4,5,6,7,8$ )
[Address : 0116, 0316, 0516, 0716, 0916, 0B16, 0D16, OF $16,11_{16]}$

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pi direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port Pit input mode <br> 1 : Port Pi1 output mode | 0 | $\times$ | 0 |
| 2 |  | 0 : Port Piz input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port Pis input mode <br> 1 : Port Piz output mode | 0 | $\times$ | 0 |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | $\bigcirc$ |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | $\bigcirc$ |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |

Fig. 2.1.3 Structure of Port Pi direction register (i=0, 1, 2, 3, 4, 5, 6, 7, 8)

## APPLICATION

### 2.1 I/O port

### 2.1.3 Handling of unused pins

Table 2.1.1 Handling of unused pins (in single-chip mode)

| Name of Pins/Ports | Handling |
| :--- | :--- |
| P0, P1, P2, P3, P4, P5, P6, P7, P8 | • Set to the input mode and connect to Vcc or Vss through a <br> resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. <br> • Set to the output mode and open at "L" or "H." |
| VREF | Connect to Vss(GND) or open. |
| AVss | Connect to Vss(GND). |
| XOUT | Open (only when using external clock). |

Table 2.1.2 Handling of unused pins (in memory expansion mode and microprocessor mode)

| Name of Pins/Ports | Handling |
| :--- | :--- |
| P30, P31 | Open |
| P4, P5, P6, P7, P8 | - Set to the input mode and connect to VCc or Vss through a <br> resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. <br> • Set to the output mode and open at "L" or "H." |
| VREF | Connect to Vss(GND) or open. |
| ONW | Connect to Vcc through a resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. |
| RESETOUT | Open |
| $\phi$ | Open |
| SYNC | Open |
| AVSS | Connect to Vss(GND). |
| XOUT | Open (only when using external clock). |

### 2.2 Timer

### 2.2.1 Memory map of timer



Fig. 2.2.1 Memory map of timer related registers

## APPLICATION

### 2.2 Timer

### 2.2.2 Related registers

Prescaler 12, Prescaler X, Prescaler Y


Prescaler 12 (PRE12), Prescaler X (PREX), Prescaler Y (PREY) [Address : 2016, 2416, 2616]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - The count value of each prescaler is set. <br> - The value set in this register is written to both the prescaler and the prescaler latch at the same time. <br> - When the prescaler is read out, the value (count value) of the prescaler is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y

Timer 1
b7 b6 b5 b4 b3 b2 b1 b0


Timer 1 (T1) [Address : 2116]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - The count value of the Timer 1 is set. <br> - The value set in this register is written to both the Timer 1 and the Timer 1 latch at the same time. <br> - When the Timer 1 is read out, the value (count value) of the Timer 1 is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 0 | 0 | $\bigcirc$ |
| 2 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.3 Structure of Timer 1


Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y

## APPLICATION

### 2.2 Timer

Timer XY mode register


Timer XY mode register (TM) [Address : 2316]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer X operating mode | b1 b0 <br> 0 $0:$ Timer mode <br> 0 $1:$ Pulse output mode <br> 1 $0:$ Event counter mode <br> 1 $1:$ Pulse width measurement mode | 0 | $\bigcirc$ | O |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | CNTRo active edge switch bit | It depends on the operating mode of the Timer X (refer to Table 2.2.1). | 0 | $\bigcirc$ | O |
| 3 | Timer X count stop bit | 0 : Count start <br> 1 : Count stop | 0 | 0 | $\bigcirc$ |
| 4 | Timer Y operating mode |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 0 | 0 | O |
| 6 | CNTR1 active edge switch bit | It depends on the operating mode of the Timer $Y$ (refer to Table 2.2.1). | 0 | 0 | O |
| 7 | Timer Y count stop bit | 0 : Count start <br> 1 : Count stop | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.5 Structure of Timer XY mode register

Table. 2.2.1 Function of CNTRo/CNTR1 edge switch bit

| Operating mode of Timer X/Timer Y | Function of CNTRo/CNTR1 edge switch bit (bits 2 and 6) |  |
| :---: | :---: | :---: |
| Timer mode | "0" | - Generation of CNTRo/CNTR1 interrupt request : Falling edge (No effect on timer count) |
|  | "1" | - Generation of CNTRo/CNTR1 interrupt request : Rising edge (No effect on timer count) |
| Pulse output mode | "0" | - Start of pulse output : From "H" level <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Start of pulse output : From "L" level <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |
| Event counter mode | "0" | - Timer X/Timer Y : Count of rising edge <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Timer X/Timer Y : Count of falling edge <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |
| Pulse width measurement mode | "0" | - Timer X/Timer Y : Measurement of "H" level width <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Timer X/Timer Y: Measurement of "L" level width <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request reigster 1 (IREQ1) [Address : 3C ${ }_{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 1 | INT ${ }_{1}$ interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 2 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 3 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 4 | Timer X interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 5 | Timer Y interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 6 | Timer 1 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 7 | Timer 2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |

* " 0 " is set by software, but not " 1 ."

Fig. 2.2.6 Structure of Interrupt request register 1
Interrupt request register 2

Interrupt request reigster 2 (IREQ2) [Address : 3D16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 1 | CNTR1 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 2 | Serial I/O2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 4 | $\mathrm{INT}_{3}$ interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 5 | $\mathrm{INT}_{4}$ interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 6 | AD conversion interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0 ." |  | 0 | 0 | $\times$ |

* " 0 " is set by software, but not " 1 ."

Fig. 2.2.7 Structure of Interrupt request register 2

## APPLICATION

### 2.2 Timer

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E16]


Fig. 2.2.8 Structure of Interrupt control register 1

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control reigster 2 (ICON2) [Address : 3F16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 1 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 2 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | $\mathrm{INT}_{2}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | $\mathrm{INT}_{3}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 5 | $\mathrm{INT}_{4}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Fix this bit to "0." |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.9 Structure of Interrupt control register 2

### 2.2.3 Timer application examples

(1) Basic functions and uses
[Function 1] Control of Event interval (Timer X, Timer Y, Timer 1, Timer 2)
The Timer count stop bit is set to " 0 " after setting a count value to a timer. Then a timer interrupt request occurs after a certain period.
[Use] • Generation of an output signal timing

- Generation of a waiting time
[Function 2] Control of Cyclic operation (Timer X, Timer Y, Timer 1, Timer 2)
The value of a timer latch is automatically written to a corresponding timer every time a timer underflows, and each cyclic timer interrupt request occurs.
[Use] • Generation of cyclic interrupts
- Clock function (measurement of 250 m second) $\rightarrow$ Application example 1
- Control of a main routine cycle
[Function 3] Output of Rectangular waveform (Timer X, Timer Y)
The output level of the CNTR pin is inverted every time a timer underflows (Pulse output mode).
[Use] • A piezoelectric buzzer output $\rightarrow$ Application example 2
- Generation of the remote-control carrier waveforms
[Function 4] Count of External pulse (Timer X, Timer Y)
External pulses input to the CNTR pin are selected as a timer count source (Event counter mode).
[Use] • Measurement of frequency $\rightarrow$ Application example 3
- Division of external pulses.
- Generation of interrupts in a cycle based on an external pulse. (count of a reel pulse)
[Function 5] Measurement of External pulse width (Timer X, Timer Y)
The "H" or "L" level width of external pulses input to CNTR pin is measured (Pulse width measurement mode).
[Use] • Measurement of external pulse frequency (Measurement of pulse width of FG pulse* generated by motor) $\rightarrow$ Application example 4
- Measurement of external pulse duty (when the frequency is fixed)
*FG pulse : Pulse used for detecting the motor speed to control the motor speed.


## APPLICATION

### 2.2 Timer

(2) Timer application example 1 : Clock function (measurement of 250 ms )

Outline : The input clock is divided by a timer so that the clock counts up every 250 ms .
Specifications : - The clock $f(X I N)=4.19 \mathrm{MHz}\left(2^{22} \mathrm{~Hz}\right)$ is divided by a timer.

- The clock is counted at intervals of 250 ms by the Timer X interrupt.

Figure 2.2.10 shows a connection of timers and a setting of division ratios, Figure 2.2.11 shows a setting of related registers, and Figure 2.2 .12 shows a control procedure.


Fig. 2.2.10 Connection of timers and setting of division ratios [Clock function]

TM
Timer XY mode register (Address : 2316)


Fig. 2.2.11 Setting of related registers [Clock function]

## APPLICATION

### 2.2 Timer

Control procedure :
Figure 2.2.12 shows a control procedure.


Fig. 2.2.12 Control procedure [Clock function]
(3) Timer application example 2 : Piezoelectric buzzer output

Outline : The rectangular waveform output function of a timer is applied for a piezoelectric buzzer output.
Specifications : • The rectangular waveform resulting from dividing clock $f(X I N)=4.19 \mathrm{MHz}$ into about $2 \mathrm{kHz}(2048 \mathrm{~Hz})$ is output from the P54/CNTRo pin.

- The level of the P54/CNTRo pin fixes to "H" while a piezoelectric buzzer output is stopped.

Figure 2.2.13 shows an example of a peripheral circuit, and Figure 2.2 .14 shows a connection of the timer and setting of the division ratio.


Fig. 2.2.13 Example of a peripheral circuit


Fig. 2.2.14 Connection of the timer and setting of the division ratio [Piezoelectric buzzer output]

## APPLICATION

### 2.2 Timer



Fig. 2.2.15 Setting of related registers [Piezoelectric buzzer output]

## Control procedure :

Figure 2.2.16 shows a control procedure.


Fig. 2.2.16 Control procedure [Piezoelectric buzzer output]
(4) Timer application example 3 : Measurement of frequency

Outline : The following two values are compared for judging if the frequency is within a certain range.

- A value counted a pulse which is input to P55/CNTR1 pin by a timer.
- A referance value

Specifications : - The pulse is input to the P55/CNTR1 pin and counted by the Timer Y.

- A count value is read out at the interval of about 2 ms (Timer 1 interrupt interval : $244 \mu \mathrm{~s} \times 8$ ). When the count value is 28 to 40 , it is regarded the input pulse as a valid.
- Because the timer is a down-counter, the count value is compared with 227 to $215^{*}$. * 227 to $215=255$ (initialized value of counter) -28 to 40 (the number of valid value).

Figure 2.2.17 shows a method for judging if input pulse exists, and Figure 2.2.18 shows a setting of related registers.


Fig 2.2.17 A method for judging if input pulse exists

### 2.2 Timer



Fig. 2.2.18 Setting of related registers [Measurement of frequency]

## Control procedure :

Figure 2.2.19 shows a control procedure.


Fig. 2.2.19 Control procedure [Measurement of frequency]

## APPLICATION

### 2.2 Timer

(5) Timer application example 4 : Measurement of pulse width of FG pulse generated by motor Outline : The "H" level width of a pulse input to the P54/CNTRo pin is counted by Timer X. An underflow is detected by Timer X interrupt and an end of the input pulse " H " level is detected by CNTRo interrupt.
Specifications : • The "H" level width of FG pulse input to the P54/CNTRo pin is counted by Timer X.
(Example : When the clock frequency is 4.19 MHz , the count source would be 3.8 $\mu s$ that is obtained by dividing the clock frequency by 16. Measurement can be made up to 250 ms in the range of FFFF16 to 000016.)

Figure 2.2.20 shows a connection of the timer and a setting of the division ratio, and Figure 2.2.21 shows a setting of related registers.


Fig. 2.2.20 Connection of the timer and setting of the division ratio [Measurement of pulse width]

TM
Timer XY mode register (Address : 23 16)


Prescaler X (Address : 24 16)

imer X (Address : 25 16) Set "division ratio - 1 "

TX


Interrupt control register 1 (Address: 3E 16)
ICON1


Interrupt request register (Address : 3C 16)
IREQ1


Timer X interrupt request bit (This bit is set to " 1 " at underflow of Timer X.)

Interrupt control register 2 (Address : 3F 16)
ICON2


CNTRo interrupt enable bit : Interrupt enabled
Interrupt request register 2 (Address: 3D 16 )
IREQ2


CNTRo interrupt request bit
(This bit is set to " 1 " at completion of inputting
"H" level signal.)

Fig. 2.2.21 Setting of related registers [Measurement of pulse width]

## APPLICATION

### 2.2 Timer

Figure 2.2.22 shows a control procedure.


Fig. 2.2.22 Control procedure [Measurement of pulse width]

### 2.3 Serial I/O

2.3.1 Memory map of serial I/O


Fig. 2.3.1 Memory map of serial I/O related registers

## APPLICATION

### 2.3 Serial I/O

### 2.3.2 Related registers

## Transmit/Receive buffer register

b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 1816]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A transmission data is written to or a receive data is read out from this buffer register. <br> - At writing : a data is written to the Transmit buffer register. <br> - At reading : a content of the Receive buffer register is read out. | ? | $\bigcirc$ | O |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | O |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | - |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 2.3.2 Structure of Transmit/Receive buffer register


Fig. 2.3.3 Structure of Serial I/O1 status register

## Serial I/O1 control register

b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O1 control register (SIO1CON) [Address : 1A16]

| B | Name | Function | At reset | R:W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & \hline 0: f(\mathrm{XIN}) \\ & 1: f(\mathrm{XIN}) / 4 \\ & \hline \end{aligned}$ | 0 | 0 O: |
| 1 | Serial I/O1 synchronous clock selection bit (SCS) | At selecting clock synchronous serial I/O <br> 0 : BRG output divided by 4 <br> 1 : External clock input At selecting UART <br> 0 : BRG output divided by 16 <br> 1 : External clock input divided by 16 | 0 | $0: 0$ |
| 2 | $\overline{\text { SRDY1 output enable bit }}$ (SRDY) | 0 : I/O port (P47) <br> 1: $\overline{\text { SRDY1 }}$ output pin | 0 | $0: 0$ |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Transmit buffer empty <br> 1 : Transmit shift operating completion | 0 | $0: 0$ |
| 4 | Transmit enable bit (TE) | 0 : Transmit disabled <br> 1 : Transmit enabled | 0 | $0: 0$ |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | $0: 0$ |
| 6 | Serial I/O1 mode selection bit (SIOM) | 0 : UART <br> 1 : Clock synchronous serial I/O | 0 | $0: 0$ |
| 7 | Serial I/O1 enable bit (SIOE) | 0 : Serial I/O1 disabled (P44-P47: I/O port) <br> 1 : Serial I/O1 enabled (P44-P47: Serial I/O function pin) | 0 | $0: 0$ |

Fig. 2.3.4 Structure of Serial I/O1 control register

## UART control register

b7 b6 b5 b4 b3 b2 b1 b0


UART control register (UARTCON) [Address : 1B16]

| B | Name | Function | At reset | R |  |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Character length <br> selection bit (CHAS) | $0: 8$ bits <br> $1: 7$ bits | 0 | 0 | 0 |
| 1 | Parity enable bit <br> (PARE) | $0:$ Parity checking disabled <br> $1:$ Parity checking enabled | 0 | 0 |  |
| 2 | Parity selection bit <br> (PARS) | $0:$ Even parity <br> $1:$ Odd parity | 0 | 0 | 0 |
| 3 | Stop bit length selection <br> bit (STPS) | $0: 1$ stop bit <br> $1: 2$ stop bits | In output mode <br> $0:$ CMOS output <br> $1:$ N-channel open-drain <br> output | 0 | 0 |
| 4 | P45/TxD P-channel <br> output disable bit <br> (POFF) | 0 |  |  |  |
| 5 | Nothing is allocated for these bits. These are write <br> disabled bits. When these bits are read out, the <br> values are "1." | 1 | $0: \times$ |  |  |
| 7 |  | 1 | $0: \times$ |  |  |

Fig. 2.3.5 Structure of UART control register

## APPLICATION

### 2.3 Serial I/O

## Baud rate generator

b7 b6 b5 b4 b3 b2 b1 b0


Baud rate generator (BRG) [Address : 1C ${ }_{16}$ ]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A count value of Baud rate generator is set. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | O | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 2.3.6 Structure of Baud rate generator

Serial I/O2 control register
b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O2 control register (SIO2CON) [Address : 1D16]

| B | Name | Function | At reset | R iW |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Internal synchronous clock selection bits |  | 0 | O:O |
| 1 |  |  | 0 | $0: 0$ |
| 2 |  |  | 0 | $\bigcirc$ : 0 |
| 3 | Serial I/O2 port selection bit | 0 : l/O port (P71, P72) <br> 1 : Sout2, ScLK2 output pin | 0 | $0: 0$ |
| 4 | $\overline{\text { SRDY2 }}$ output enable bit | 0 : l/O port (P73) <br> 1 : $\overline{\text { SRDY2 }}$ output pin | 0 | $0: 0$ |
| 5 | Transfer direction selection bit | $\begin{aligned} & \hline 0 \text { : LSB first } \\ & 1 \text { : MSB first } \\ & \hline \end{aligned}$ | 0 | 0 : 0 |
| 6 | Serial I/O2 synchronous clock selection bit | 0 : External clock <br> 1 : Internal clock | 0 | $0: 0$ |
| 7 | Nothing is allocated for this bit. This is write disabled bit. When this bit is read out, the value is " 0 ." |  | 0 | $\bigcirc$ : $\times$ |

Fig. 2.3.7 Structure of Serial I/O2 control register

## Serial I/O2 register



Serial I/O2 register (SIO2) [Address : 1F16]


Fig. 2.3.8 Structure of Serial I/O2 register


Fig. 2.3.9 Structure of Interrupt edge selection register

## APPLICATION

### 2.3 Serial I/O

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request reigster 1 (IREQ1) [Address : 3C ${ }_{16}$ ]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 1 | INT 1 interrupt request bit | 0 : No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 2 | Serial I/O1 receive interrupt <br> request bit | 0 : No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 3 | Serial I/O1 transmit interrupt <br> request bit | 0 : No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 4 | Timer X interrupt request bit | 0 0 No interrupt request <br> $1:$ Interrupt request | 0 | $0 *$ |  |
| 5 | Timer Y interrupt request bit | 0 : No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 6 | Timer 1 interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |
| 7 | Timer 2 interrupt request bit | 0 : No interrupt request <br> $1:$ Interrupt request | 0 | 0 | $*$ |

* " 0 " is set by software, but not " 1 ."

Fig. 2.3.10 Structure of Interrupt request register 1

## Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request reigster 2 (IREQ2) [Address : 3D16]

|  | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* " 0 " is set by software, but not " 1 ."

Fig. 2.3.11 Structure of Interrupt request register 2

Interrupt control register 1


Interrupt control register 1 (ICON1) [Address : 3E16]

|  | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 | 0 |

Fig. 2.3.12 Structure of Interrupt control register 1

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control reigster 2 (ICON2) [Address: 3F16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 1 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 2 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 3 | $\mathrm{INT}_{2}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 4 | $\mathrm{INT}_{3}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 5 | INT4 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 6 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | O |
| 7 | Fix this bit to "0." |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.3.13 Structure of Interrupt control register 2

## APPLICATION

### 2.3 Serial I/O

### 2.3.3 Serial I/O connection examples

(1) Control of peripheral IC equipped with CS pin

There are connection examples using a clock synchronous serial I/O mode.
Figure 2.3.14 shows connection examples of a peripheral IC equipped with the CS pin.
(1) Only transmission
(using the RxD pin as an I/O port)

(3) Transmission and reception (Pins RxD and TxD are connected)
(Pins IN and OUT in peripheral IC are connected)

(2) Transmission and reception

(4) Connecting ICs


Peripheral IC 2
*1: Select an N-channel open-drain output control of TxD pin.
2: Use such OUT pin of peripheral IC as an N-channel opendrain output in high impedance during receiving data.

Notes1: "Port" is an output port controlled by software.
2: Use Sout and Sin instead of TXD and RXD in the serial I/O2.

Fig. 2.3.14 Serial I/O connection examples (1)

## (2) Connection with microcomputer

Figure 2.3.15 shows connection examples of the other microcomputers.

*: UART can not be used in the serial I/O2.
Note: Use Sout and SIN instead of TxD and RxD in the serial I/O2.

Fig. 2.3.15 Serial I/O connection examples (2)

## APPLICATION

### 2.3 Serial I/O

### 2.3.4 Setting of serial I/O transfer data format

A clock synchronous or clock asynchronous (UART) is selected as a data format of the serial I/O1. The serial I/O2 operates in a clock synchronous.
Figure 2.3.16 shows a setting of serial I/O transfer data format.


Fig. 2.3.16 Setting of Serial I/O transfer data format

### 2.3.5 Serial I/O application examples

(1) Communication using a clock synchronous serial I/O (transmit/receive)

Outline : 2-byte data is transmitted and received through the clock synchronous serial I/O. The $\overline{\text { SrDy }}$ signal is used for communication control.

Figure 2.3.17 shows a connection diagram, and Figure 2.3 .18 shows a timing chart.


Fig. 2.3.17 Connection diagram [Communication using a clock synchronous serial I/O]

Specifications : • The Serial I/O1 is used (clock synchronous serial I/O is selected)

- Synchronous clock frequency : $125 \mathrm{kHz}(\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ is divided by 32)
- The $\overline{\text { SRDY }_{1}}$ (receivable signal) is used.
- The receiving side outputs the $\overline{S_{R D Y 1}}$ signal at intervals of 2 ms (generated by timer), and 2-byte data is transferred from the transmitting side to the receiving side.


Fig. 2.3.18 Timing chart [Communication using a clock synchronous serial I/O]

## APPLICATION

### 2.3 Serial I/O

Transmitting side

```
Serial I/O1 status register (Address : 19 16)
```



```
Transmit buffer empty flag
- Check to be transferred data from the Transmit buffer register to Transmit shift register.
- Writable the next transmission data to the Transmit buffer register at being set to " 1 ."
Transmit shift register shift completion flag
Check a completion of transmitting 1-byte data with this flag "1" : Transmit shift completed
```

Serial I/O1 control register (Address: 1A 16)


BRG counter source selection bit: $f(X \operatorname{IN})$
$\rightarrow$ Serial I/O1 synchronous clock selection bit : BRG/4
$\rightarrow$ Transmit enable bit : Transmit enabled
$\rightarrow$ Receive enable bit : Receive disabled
$\rightarrow$ Serial I/O1 mode selection bit : Clock synchronous serial I/O
$\rightarrow$ Serial I/O1 enable bit : Serial I/O1 enabled

Baud rate generator (Address : 1C 16)


Interrupt edge selection register (Address : 3A 16)


Fig. 2.3.19 Setting of related registers at a transmitting side [Communication using a clock synchronous serial I/O]

Receiving side

Serial I/O1 status register (Address : 19 16)


Check a completion of receiving 1-byte data with this flag. \{"1" : At completing to receive
\{"0" : At reading out a receive buffer


Fig. 2.3.20 Setting of related registers at a receiving side [Communication using a clock synchronous serial I/O]

## APPLICATION

### 2.3 Serial I/O

Control procedure : Figure 2.3.21 shows a control procedure at a transmitting side, and Figure 2.3.22 shows a control procedure at a receiving side.


Fig. 2.3.21 Control procedure at a transmitting side [Communication using a clock synchronous serial I/O]


Fig. 2.3.22 Control procedure at a receiving side [Communication using a clock synchronous serial I/O]

## APPLICATION

### 2.3 Serial I/O

(2) Output of serial data (control of a peripheral IC)

Outline : 4-byte data is transmitted and received through the clock synchronous serial I/O. The CS signal is output to a peripheral IC through the port P53.


Fig. 2.3.23 Connection diagram [Output of serial data]

Specifications : • The Serial I/O is used. (clock synchronous serial I/O is selected)

- Synchronous clock frequency : $125 \mathrm{kHz}(\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ is divided by 32)
- Transfer direction : LSB first
- The Serial I/O1 interrupt is not used.
- The Port P53 is connected to the $\overline{C S}$ pin ("L" active) of the peripheral IC for a transmission control (the output level of the port P53 is controlled by software).

Figre 2.3.24 shows an output timing chart of serial data.


Fig. 2.3.24 Timing chart [Output of serial data]

Figure 2.3 .25 shows a setting of serial I/O1 related registers, and Figure 2.3 .26 shows a setting of serial I/O1 transmission data.


Fig. 2.3.25 Setting of serial I/O1 related registers [Output of serial data]


Fig. 2.3.26 Setting of serial I/O1 transmission data [Output of serial data]

### 2.3 Serial I/O

Control procedure : When the registers are set as shown in Fig. 2.3.25, the Serial I/O1 can transmit 1-byte data simply by writing data to the Transmit buffer register.
Thus, after setting the CS signal to "L," write the transmission data to the Receive buffer register on a 1-byte base, and return the CS signal to "H" when the desired number of bytes have been transmitted.
Figure 2.3.27 shows a control procedure of serial I/O1.


Fig. 2.3.27 Control procedure of serial I/O1 [Output of serial data]

Figure 2.3.28 shows a setting of serial I/O2 related registers, and Figure 2.3.29 shows a setting of serial I/O2 transmission data.


Fig. 2.3.28 Setting of serial I/O2 related registers [Output of serial data]

> Serial I/O2 register (Address : 1F16)

SIO2


Set a transmission data.
Check that transmission of the previous data is completed before writing data (bit 2 of the Interrupt request register 2 is set to " 1 ").

Fig. 2.3.29 Setting of serial I/O2 transmission data [Output of serial data]

### 2.3 Serial I/O

Control procedure : When the registers are set as shown in Fig. 2.3.28, the Serial I/O2 can transmit 1-byte data simply by writing data to the Serial I/O2 register.
Thus, after setting the CS signal to "L," write the transmission data to the Serial I/O1 register on a 1-byte base, and return the CS signal to " H " when the desired number of bytes have been transmitted.
Figure 2.3.30 shows a control procedure of serial I/O2.


Fig. 2.3.30 Control procedure of serial I/O2 [Output of serial data]

## (3) Cyclic transmission or reception of block data (data of a specified number of bytes) between microcomputers <br> [without using an automatic transfer]

Outline : When a clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronizing clock. Thus, it is necessary to be corrected constantly. This "heading adjustment" is carried out by using the interval between blocks in this example.


Note: Use Sout and SIN instead of TxD and RxD in the serial I/O2.

Fig. 2.3.31 Connection diagram [Cyclic transmission or reception of block data between microcomputers]

Specifications : • The serial I/O1 is used (clock synchronous serial I/O is selected).

- Synchronous clock frequency : $131 \mathrm{kHz}(f(\mathrm{XIN})=4.19 \mathrm{MHz}$ is divided by 32)
- Byte cycle: $488 \mu \mathrm{~s}$
- Number of bytes for transmission or reception : 8 byte/block
- Block transfer cycle : 16 ms
- Block transfer period : 3.5 ms
- Interval between blocks : 12.5 ms
- Heading adjustive time : 8 ms

Limitations of the specifications

1. Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle - time for transferring 1-byte data" (in this example, the time taken from generating of the Serial I/O1 receive interrupt request to generating of the next synchronizing clock is $431 \mu$ s).
2. "Heading adjustive time < interval between blocks" must be satisfied.

## APPLICATION

### 2.3 Serial I/O

The communication is performed according to the timing shown below. In the slave unit, when a synchronizing clock is not input within a certain time (heading adjustive time), the next clock input is processed as the beginning (heading) of a block.
When a clock is input again after one block (8 byte) is received, the clock is ignored.
Figure 2.3 .33 shows a setting of related registers.


Fig. 2.3.32 Timing chart [Cyclic transmission or reception of block data between microcomputers]


Fig. 2.3.33 Setting of related registers [Cyclic transmission or reception of block data between microcomputers]

## Control procedure :

(1) Control in the master unit

After a setting of the related registers is completed as shown in Figure 2.3.33, in the master unit transmission or reception of 1 -byte data is started simply by writing transmission data to the Transmit buffer register.
To perform the communication in the timing shown in Figure 2.3.32, therefore, take the timing into account and write transmission data. Read out the reception data when the Serial I/O1 transmit interrupt request bit is set to "1," or before the next transmission data is written to the Transmit buffer register.
A processing example in the master unit using timer interrupts is shown below.


Fig. 2.3.34 Control in the master unit

## APPLICATION

### 2.3 Serial I/O

(2) Control in the slave unit

After a setting of the related registers is completed as shown in Figure 2.3.33, the slave unit becomes the state which is received a synchronizing clock at all times, and the Serial I/O1 receive interrupt request bit is set to " 1 " every time an 8-bit synchronous clock is received.
By the serial I/O1 receive interrupt processing routine, the data to be transmitted next is written to the Transmit buffer register after received data is read out.
However, if no serial I/O1 receive interrupt occurs for more than a certain time (head adjustive time), the following processing will be performed.

1. The first 1 byte data of the transmission data in the block is written into the Transmission buffer register.
2. The data to be received next is processed as the first 1 byte of the received data in the block.

Figure 2.3.35 shows the control in the slave unit using a serial I/O1 receive interrupt and any timer interrupt (for head adjustive).


Fig. 2.3.35 Control in the slave unit
(4) Communication (transmit/receive) using an asynchronous serial I/O (UART)

Point : 2-byte data is transmitted and received through an asynchronous serial I/O. The port P40 is used for communication control.

Figure 2.3.36 shows a connection diagram, and Figure 2.3.37 shows a timing chart.


Fig. 2.3.36 Connection diagram [Communication using UART]

Specifications : • The Serial I/O1 is used (UART is selected).

- Transfer bit rate : $9600 \mathrm{bps}(f(X I N)=4.9152 \mathrm{MHz}$ is divided by 512)
- Communication control using port P4o (The output level of the port P40 is controlled by softoware.)
- 2-byte data is transferred from the transmitting side to the receiving side at intervals of 10 ms (generated by timer).


Fig. 2.3.37 Timing chart [Communication using UART]

## APPLICATION

### 2.3 Serial I/O

Table 2.3.1 shows setting examples of Baud rate generator (BRG) values and transfer bit rate values, Figure 2.3 .38 shows a setting of related registers at a transmitting side, and Figure 2.3 .39 shows a setting of related registers at a receiving side.

Table 2.3.1 Setting examples of Baud rate generator values and transfer bit rate values

| Transfer bit rate(bps) (Note 1) | BRG count source <br> (Note 2) | at $\mathrm{f}(\mathrm{XIN})=4.9152 \mathrm{MHz}$ |  | at $\mathrm{f}(\mathrm{XIN})=7.3728 \mathrm{MHz}$ |  | at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BRG setting value | Actual time (bps) | BRG setting value | Actual time (bps) | BRG setting value | Actual time (bps) |
| 600 | $\mathrm{f}(\mathrm{XIN}) / 4$ | 127(7F16) | 600.00 | 191(BF16) | 600.00 | 207(CF16) | 600.96 |
| 1200 | $\mathrm{f}(\mathrm{XIN}) / 4$ | 63(3F16) | 1200.00 | 95(5F16) | 1200.00 | 103(6716) | 1201.92 |
| 2400 | $f(X I N) / 4$ | 31(1F16) | 2400.00 | 47(2F16) | 2400.00 | 51(3316) | 2403.85 |
| 4800 | $f(X I N) / 4$ | 15(0F16) | 4800.00 | 23(1716) | 4800.00 | 25(1916) | 4807.69 |
| 9600 | $f(X I N) / 4$ | 7(0716) | 9600.00 | 11(0B16) | 9600.00 | 12(0C16) | 9615.38 |
| 19200 | $f(X I N) / 4$ | 3(0316) | 19200.00 | 5(0516) | 19200.00 | 5(0516) | 20833.33 |
| 38400 | $f(X I N) / 4$ | 1(0116) | 38400.00 | 2(0216) | 38400.00 | 2(0216) | 41666.67 |
| 76800 | $f(X I N)$ | 3(0316) | 76800.00 | 5(0516) | 76800.00 | 5(0516) | 83333.33 |
| 31250 | $f(X I N)$ |  | - |  | - | 15(0F16) | 31250.00 |
| 62500 | $f(X I N)$ | $\square$ |  | - | - | 7(0716) | 62500.00 |

Notes 1: Equation of transfer bit rate
Transfer bit rate $(b p s)=\frac{f(X I N)}{(B R G \text { setting value }+1) \times 16 \times m}$
$m$ : when bit 0 of the Serial I/O1 control register (Address : 1 A 16 ) is set to " 0 ," a value of $m$ is 1 .
when bit 0 of the Serial I/O1 control register (Address : 1A16) is set to "1," a value of $m$ is 4 .

2: A BRG count source is selected by bit 0 of the Serial I/O1 control register (Address : 1A16).

## Transmitting side



Transmit buffer empty flag

- Check to be transferred data from the Transmit buffer register to the Transmit shift register.
- Writable the next transmission data to the Transmit buffer register at being set to"1."

Transmit shift register shift completion flag
Check a completion of transmitting 1-byte data with this flag. "1" : Transmit shift completed

Serial I/O1 control register (Address : 1A 16)


BRG count source selection bit : $\mathrm{f}(\mathrm{XIN}) / 4$

- Serial I/O1 synchronous clock selection bit:BRG/16
$\rightarrow \overline{\text { SRDY1 }}$ output enable bit : Not use $\overline{\text { SRDY1 }}$ output
Transmit enable bit : Transmit enabled
$\rightarrow$ Receive enable bit : Receive disabled
Serial I/O1 mode selection bit : Asynchronous serial I/O(UART)
Serial I/O1 enable bit : Serial I/O1 enabled

Baud rate generator (Address: 1C 16)


Set $\frac{f(X i n)}{\text { Transfer bit rate } \times 16 \times m^{*}}-1$

* when bit 0 of the Serial I/O1 control register (Address : 1 A 16 ) is set to " 0 ," a value of $m$ is 1 .
when bit 0 of the Serial I/O1 control register (Address : 1A 16) is set to " 1 ," a value of $m$ is 4 .

Fig. 2.3.38 Setting of related registers at a transmitting side [Communication using UART]

## APPLICATION

### 2.3 Serial I/O

## Receiving side

Serial I/O1 status register (Address : 19 16)


Receive buffer full flag
Check a completion of receiving 1-byte data with this flag.
$\left\{\begin{array}{l}\text { " } 1 " \text { : at completing to receive }\end{array}\right.$
\{"0" : at reading out a content of the Receive buffer register
$\rightarrow$ Overrun error flag
" 1 ": when data are ready to be transferred to the Receive shift register in the state of storing data into the Receive buffer register.
Parity error flag
"1" : when parity error occurs at enabled parity.
$\rightarrow$ Framing error flag
" 1 ": when data can not be received at the timing of setting a stop bit.
Summing error flag
" 1 ": when even one of the following errors occurs.

- Overrun error
- Parity error
- Framing error

Serial I/O1 control register (Address : 1A 16)

$\longrightarrow$
UART control register (Address : 1B 16)


Character length selection bit : 8 bits
Parity enable bit : Parity checking disabled
Stop bit length selection bit : 2 stop bits


Fig. 2.3.39 Setting of related registers at a receiving side [Communication using UART]

Control procedure : Figure 2.3.40 shows a control procedure at a transmitting side, and Figure 2.3.41 shows a control procedure at a receiving side.


Fig. 2.3.40 Control procedure at a transmitting side [Communication using UART]

## APPLICATION

### 2.3 Serial I/O



Fig. 2.3.41 Control procedure at a receiving side [Communication using UART]

### 2.4 A-D converter

2.4.1 Memory map of A-D conversion


Fig. 2.4.1 Memory map of A-D conversion related registers

## APPLICATION

### 2.4 A-D converter

### 2.4.2 Related registers

AD/DA control register


AD/DA control register (ADCON) [Address : $34{ }_{16]}$

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin selection bits | b2b1 <br> 0 $0^{\text {bo }}: \mathrm{P}_{2} / \mathrm{AN}_{0}$ | 0 | O | $\bigcirc$ |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | 0 | $\bigcirc$ | 0 |
| 3 | AD conversion completion bit | 0 : Conversion in progress <br> 1 : Conversion completed | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0. ." |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 | DA 1 output enable bit | 0 : DA 1 output disable <br> 1 : DA 1 output enable | 0 | $\bigcirc$ | 0 |
| 7 | DA2 output enable bit | 0 : DA2 output disabled <br> 1 : DA2 output enabled | 0 | 0 | 0 |

Fig. 2.4.2 Structure of AD/DA control register


Fig. 2.4.3 Structure of A-D conversion register

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request reigster 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 1 | CNTR1 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 2 | Serial I/O2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 4 | INT3 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 5 | INT4 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 6 | AD conversion interrupt request bit | 0 : No interrupt request <br> 1: Interrupt request | 0 | $\bigcirc$ | * |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0. ." |  | 0 | $\bigcirc$ | $\times$ |

* "0" is set by software, but not " 1 ."

Fig. 2.4.4 Structure of Interrupt request register 2

## Interrupt control register 2



Interrupt control reigster 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | CNTR interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | CNTR 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | Serial I/O2 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | INT2 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | INT3 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | INT4 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | AD conversion interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Fix this bit to "0." |  | 0 | $\bigcirc$ | 0 |

Fig. 2.4.5 Structure of Interrupt control register 2

## APPLICATION

### 2.4 A-D converter

### 2.4.3 A-D conversion application example

## Conversion of Analog input voltage

Outline : The analog input voltage input from the sensor is converted into digital values.
Figure 2.4 .6 shows a connection diagram, and Figure 2.4 .7 shows a setting of related registers.


Fig. 2.4.6 Connection diagram [Conversion of Analog input voltage]

Specifications : - The analog input voltage input from the sensor is converted into digital values.

- The P6o/ANo pin is used as an analog input pin.


Fig. 2.4.7 Setting of related registers [Conversion of Analog input voltage]

Control procedure : By setting the related registers as shown in Figure 2.4.7, the analog input voltage input from the sensor are converted into digital values.


Fig. 2.4.8 Control procedure [Conversion of Analog input voltage]

## APPLICATION

### 2.5 Processor mode

### 2.5 Processor mode

### 2.5.1 Memory map of processor mode



Fig. 2.5.1 Memory map of processor mode related register

### 2.5.2 Related register


CPU mode register (CPUM) [Address : 3B16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Processor mode bits | 00 :Single-chip mode <br> 01 :Memory expansion mode <br> 10 :Microprocessor mode <br> 11 :Not available | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | * | $\bigcirc$ | O |
| 2 | Stack page selection bit | 0 :0 page <br> 1:1 page | 0 | $\bigcirc$ | 0 |
| 3 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ." |  | 0 | $\bigcirc$ | $\times$ |
| 4 |  |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

*An initial value of bit 1 is determined by a level of the CNVss pin.

Fig. 2.5.2 Structure of CPU mode register

### 2.5.3 Processor mode application examples

(1) Application example of memory expansion in the case where the $\overline{\mathrm{ONW}}$ (One-Wait) function is not used
Outline : The external memory is accessed in the microprocessor mode.
At $f(X I N)=8 \mathrm{MHz}$, an available RAM is given by the following :

- $\overline{O E}$ access time : ta $(O E) \leq 50 \mathrm{~ns}$
- Setup time for writing data : tsu (D) $\leq 65 \mathrm{~ns}$

For example, the M5M5256BP-10 whose address access is 100 ns is available.
Figure 2.5 .3 shows an expansion example of a 32 K byte ROM and a 32 K byte RAM.


Fig. 2.5.3 Expansion example of ROM and RAM

## APPLICATION

### 2.5 Processor mode

Figure 2.5.4, Figure 2.5 .5 and Figure 2.5 .6 shows a standard timing at 8 MHz (No-Wait).


Fig. 2.5.4 Read-cycle (OE access, SRAM)


Fig. 2.5.5 Read-cycle (OE access, EPROM)


| $\mathbf{t d}(\mathbf{A H}-\overline{\mathbf{W R}})$ | $: \overline{\mathrm{WR}}$ delay time after outputting address of 3806 |
| :--- | :--- |
| $\mathbf{t w L}(\overline{\mathrm{WR}})$ | $: \overline{\mathrm{WR}}$ pulse width of 3806 |
| $\mathbf{t d}(\overline{\mathrm{WR}}-\mathbf{D B})$ | $:$ Data bus delay time after $\overline{\mathrm{WR}}$ of 3806 |
| $\mathbf{t s u}(\mathbf{D})$ | $:$ Data setup time of M5M5256BP |

Fig. 2.5.6 Write-cycle (W control, SRAM)

## APPLICATION

### 2.5 Processor mode

(2) Application example of memory expansion in the case where the ONW (One-Wait) function is used
Outline : ONW function is used when the external memory access is slow.
If "L" level signal is input to the P32/ONW pin while the CPU is in the read or write status, the read or write cycle corresponding to 1 cycle of $\phi$ is extended. In the extended period, the $\overline{R D}$ or $\overline{W R}$ signal is kept at the " $L$ " level. The $\overline{O N W}$ function operates only when data is read from or written into addresses 000016 to 000716 and addresses 044016 to FFFF16.
Figure 2.5.7 shows an application example of the ONW function.


Fig. 2.5.7 Application example of the ONW function
(3) Application example of memory expansion in the case where the High-speed version (A-version) is used
Outline : High-speed version is used when the extarnal memory access is fast.
At $f($ XIN $)=9 \mathrm{MHz}$, an available RAM is given by the following :

- $\overline{O E}$ access time : ta (OE) $\leq 35 \mathrm{~ns}$
- Setup time for writing data : tsu (D) $\leq 50 \mathrm{~ns}$

For example, the M5M5256BP-70 whose address access is 70 ns is available.
Figure 2.5 .8 shows an expansion example of a 32 K byte ROM and a 32 K byte RAM.


Fig. 2.5.8 Expansion example of ROM and RAM [High-speed version]

## APPLICATION

### 2.5 Processor mode

Figure 2.5.9, Figure 2.5.10 and Figure 2.5 .11 shows a standard timing at 9 MHz (No-Wait).


Fig. 2.5.9 Read-cycle (OE access, SRAM) [High-speed version]


Fig. 2.5.10 Read-cycle (OE access, EPROM) [High-speed version]


| $\mathbf{t d}(\mathbf{A H}-\overline{\mathbf{W R}})$ | $: \overline{\mathrm{WR}}$ delay time after outputting address of 3806 |
| :--- | :--- |
| $\mathbf{t w L}(\overline{\mathrm{WR}})$ | $: \overline{\mathrm{WR}}$ pulse width of 3806 |
| $\mathbf{t d}(\overline{\mathrm{WR}}-\mathrm{DB})$ | $:$ Data bus delay time after $\overline{W R}$ of 3806 |
| $\mathbf{t s u}(\mathbf{D})$ | $:$ Data setup time of M5M5256BP |

Fig. 2.5.11 Write-cycle (W control, SRAM) [High-speed version]

## APPLICATION

### 2.6 Reset

### 2.6 Reset

### 2.6.1 Connection example of reset IC



Fig. 2.6.1 Example of Poweron reset circuit

Figure 2.6.2 shows the system example which switch to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.


Fig. 2.6.2 RAM back-up system

## CHAPTER 3

## APPENDIX

3.1 Electrical characteristics
3.2 Standard characteristics
3.3 Notes on use
3.4 Countermeasures against noise
3.5 List of registers
3.6 Mask ROM ordering method
3.7 Mark specification form
3.8 Package outline
3.9 List of instruction codes
3.10 Machine instructions
3.11 SFR memory map
3.12 Pin configuration

## APPENDIX

### 3.1 Electrical characteristics

### 3.1 ELECTRICAL CHARACTERISTICS

### 3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P57}$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$, <br>  VREF |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage $\overline{\text { RESET, XIN }}$ |  | -0.3 to Vcc +0.3 | V |
| Vı | Input voltage CNVss |  | -0.3 to 13 | V |
| Vo | $\begin{aligned} & \text { Output voltage } \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ & \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \\ & \mathrm{P} 60-\mathrm{P} 67, \text { P70-P77, P80-P87, } \\ & \text { Xout } \end{aligned}$ |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

### 3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions $\left(\mathrm{VCC}=3.0\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage ( $\mathrm{f}(\mathrm{XIN}) \leq 2 \mathrm{MHz})$ (Note 1) | 3.0 | 5.0 | 5.5 | V |
|  | Power source voltage (f(XIN) = 8 MHz) (Note 1) | 4.0 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  | 0 |  | V |
| Vref | Analog reference voltage (when A-D converter is used) | 2.0 |  | Vcc | V |
|  | Analog reference voltage (when D-A converter is used) | 3.0 |  | Vcc |  |
| AVss | Analog power source voltage |  | 0 |  | V |
| VIA | Analog input voltage AN0-AN7 | AVss |  | Vcc | V |
| VIH | "H" input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage $\overline{\text { RESET, XIN, CNVss }}$ | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, <br>  P50-P57, P60-P67, P70-P77, P80-P87 | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage $\overline{\text { RESET }}$ | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage XIN | 0 |  | 0.16 Vcc | V |
| VIL | "L" input voltage CNVSS | 0 |  | 0.2 Vcc | V |
| ElOH(peak) | "H" total peak output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 2) |  |  | -80 | mA |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current P40-P47,P50-P57, P60-P67 (Note 2) |  |  | -80 | mA |
| ミlOL(peak) | "L" total peak output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 2) |  |  | 80 | mA |
| ミlOL(peak) | "L" total peak output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 2) |  |  | 80 | mA |
| ElOH(avg) | "H" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 2) |  |  | -40 | mA |
| ElOH(avg) | "H" total average output current P40-P47,P50-P57, P60-P67 (Note 2) |  |  | -40 | mA |
| ElOL(avg) | "L" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 2) |  |  | 40 | mA |
| EloL(avg) | "L" total average output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 2) |  |  | 40 | mA |
| IOH (peak) | "H" peak output current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, <br>  <br>  <br> P50-P57, P60-P67, P80-P87 (Note 3) |  |  | -10 | mA |
| IOL(peak) | "L" peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br> $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 3) <br>   |  |  | 10 | mA |
| IOH(avg) | "H" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br> $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 4) |  |  | -5 | mA |
| IOL(avg) | "L" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 4) |  |  | 5 | mA |
| $f($ XIN $)$ | Internal clock oscillation frequency (VCC $=4.0$ to 5.5 V ) |  |  | 8 | MHz |
|  | Internal clock oscillation frequency (Vcc $=3.0$ to 4.0 V) |  |  | $6 \mathrm{Vcc}-16$ |  |

Note 1: The minimum power source voltage is $\frac{X+16}{6}[V](f(X I N)=X M H z)$ on the condition of $2 M H z<f(X I N)<8 M H z$.
2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
3: The peak output current is the peak current flowing in each port.
4: The average output current $\operatorname{IOL}(a v g), \mathrm{IOH}(\mathrm{avg})$ in an average value measured over 100 ms .

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.3 Electrical characteristics

Table 3.1.3 Electrical characteristics $\left(\mathrm{VCC}=3.0\right.$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17$, P20-P27, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, P50-P57, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 1) | $\begin{aligned} & \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | Vcc-1.0 |  |  |  |
| Vol | "L" output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.0 \mathrm{~mA} \\ & \mathrm{Vcc}=3.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 1.0 |  |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis CNTR0, CNTR1, INT0-INT4 |  |  |  | 0.4 |  | V |
| $\mathrm{V}^{+}+-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RxD, Sclk1, Sin2, Sclk2 |  |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{-}$ | Hysteresis $\overline{\text { RESET }}$ |  |  |  | 0.5 |  | V |
| IIH | "H" input current $\mathrm{PO0-P07}, \mathrm{P10-P17}, \mathrm{P20-P27}$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | V I $=\mathrm{VCC}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 4 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $\mathrm{VI}=\mathrm{VSS}$ |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VSS}$ |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -4 |  | $\mu \mathrm{A}$ |
| VRam | RAM hold voltage | When clock stopped |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 6.4 | 13 | mA |
|  |  | $f(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 4 | 8 |  |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=3 \mathrm{~V}$ |  |  | 0.8 | 2.0 |  |
|  |  | When WIT instruction is executed with $f(\mathrm{XIN})=8 \mathrm{MHz}$, Vcc $=5 \mathrm{~V}$ |  |  | 1.5 |  |  |
|  |  | When WIT instruction is executed with $f(X I N)=5 \mathrm{MHz}$, Vcc $=5 \mathrm{~V}$ |  |  | 1 |  |  |
|  |  | When WIT instruction is executed with $f(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=3 \mathrm{~V}$ |  |  | 0.2 |  |  |
|  |  | When STP instruction is executed with clock stopped, output transistors isolated. | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=85^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  |  | 10 |  |

Note 1: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: With output transistors isolated and A-D converter having completed conversion, and not including current flowing through Vref pin.

### 3.1.4 A-D converter characteristics

Table 3.1.4 A-D converter characteristics
$\left(\mathrm{VCC}=3.0\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=2.0 \mathrm{~V}$ to $\mathrm{Vcc}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) |  |  | $\pm 1$ | $\pm 2.5$ | LSB |
| tCONV | Conversion time |  |  |  | 50 | tc $(\phi)$ |
| Rladder | Ladder resistor |  |  | 35 |  | $\mathrm{k} \Omega$ |
| IvREF | Reference power source input current (Note) | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| II(AD) | A-D port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Note: When D-A conversion registers (addresses 003616 and 003716) contain "0016".

### 3.1.5 D-A converter characteristics

Table 3.1.5 D-A converter characteristics
$\left(\mathrm{VCC}=3.0\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=3.0 \mathrm{~V}$ to $\mathrm{VCc}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted $)$

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Test conditions | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  | 8 | Bits |
| - | Absolute accuracy | $\mathrm{VCC}=4.0$ to 5.5 V |  |  |  | 1.0 | \% |
|  |  | $\mathrm{Vcc}=3.0$ to 4.0 V |  |  |  | 2.5 |  |
| tsu | Setting time |  |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistor |  |  | 1 | 2.5 | 4 | k $\Omega$ |
| IVREF | Reference power source input current (Note) |  |  |  |  | 3.2 | mA |

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being " 0016 ", and excluding currents flowing through the A-D resistance ladder.

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.6 Timing requirements and Switching characteristics

Table 3.1.6 Timing requirements (1) $\left(\mathrm{VCC}=4.0\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 125 |  |  | ns |
| twH(XIN) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 200 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 80 |  |  | ns |
| twh(INT) | INT0 to INT4 input "H" pulse width | 80 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT4 input "L" pulse width | 80 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| tc(ScLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twH(Sclk1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twH(Sclk2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(RxD-ScLk1) | Serial I/O1 input set up time | 220 |  |  | ns |
| tsu(SIN2-Sclk2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(Sclkı-RxD) | Serial I/O1 input hold time | 100 |  |  | ns |
| th(Sclk2-SIN2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: When bit 6 of address 001 A16 is " 1 ". Divide this value by four when bit 6 of address 001 A16 is " 0 ".

Table 3.1.7 Timing requirements (2) $\left(\mathrm{VCC}=3.0\right.$ to 4.0 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(Xin) | External clock input cycle time | $\begin{gathered} 500 / \\ (3 \mathrm{Vcc}-8) \end{gathered}$ |  |  | ns |
| twH(XIN) | External clock input "H" pulse width | $\begin{gathered} 200 / \\ (3 \mathrm{VCC}-8) \\ \hline \end{gathered}$ |  |  | ns |
| twL(Xin) | External clock input "L" pulse width | $\begin{array}{c\|} \hline 200 / \\ (3 \mathrm{Vcc}-8) \\ \hline \end{array}$ |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 500 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 230 |  |  | ns |
| twH(INT) | INT0 to INT4 input "H" pulse width | 230 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 230 |  |  | ns |
| twL(INT) | INT0 to INT4 input "L" pulse width | 230 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| tc(Sclk2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twH(ScLK1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twH(ScLK2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| twL(Sclk1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(RxD-ScLk1) | Serial I/O1 input set up time | 400 |  |  | ns |
| tsu(SIN2-ScLK2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(Sclki-RxD) | Serial I/O1 input hold time | 200 |  |  | ns |
| th(Sclız2-SIN2) | Serial I/O2 input hold time | 300 |  |  | ns |

Note : When bit 6 of address 001 A16 is " 1 ". Divide this value by four when bit 6 of address 001 A 16 is " 0 ".

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.8 Switching characteristics (1) (Vcc $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(ScLK1) | Serial I/O1 clock output "H" pulse width | Fig. 3.1.1 | tc(ScLKı)/2-30 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock output "L" pulse width |  | tc(ScLKı / $/ 2-30$ |  |  | ns |
| td(ScLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 140 | ns |
| tv(SCLK1-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK1) | Serial I/O1 clock output rising time |  |  |  | 30 | ns |
| tf(ScLK1) | Serial I/O1 clock output falling time |  |  |  | 30 | ns |
| twH(ScLK2) | Serial I/O2 clock output "H" pulse width | Fig. 3.1.2 | tc(SCLK2)/2-160 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock output "L" pulse width |  | tc(ScLK2)/2-160 |  |  | ns |
| td(SCLK2-Sout2) | Serial I/O2 output delay time |  |  |  | 200 | ns |
| tv(ScLK2-Sout2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf(ScLK2) | Serial I/O2 clock output falling time |  |  |  | 40 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) | Fig. 3.1.1 |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  |  | 10 | 30 | ns |

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: Pins Xout and P70-P77 are excluded.

Table 3.1.9 Switching characteristics (2) (VCC $=3.0$ to 4.0 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(ScLK1) | Serial I/O1 clock output "H" pulse width | Fig. 3.1.1 | tc(ScLki)/2-50 |  |  | ns |
| twL(ScLk1) | Serial I/O1 clock output "L" pulse width |  | tc(ScLkı)/2-50 |  |  | ns |
| td(ScLkı-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 350 | ns |
| tv(SCLK1-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| $\operatorname{tr}$ (ScLK1) | Serial I/O1 clock output rising time |  |  |  | 50 | ns |
| tf(Sclkı) | Serial I/O1 clock output falling time |  |  |  | 50 | ns |
| twH(ScLK2) | Serial I/O2 clock output "H" pulse width | Fig. 3.1.2 | tc(Sclк2)/2-240 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock output "L" pulse width |  | tc(ScLK2)/2-240 |  |  | ns |
| td(Sclı2-Sout2) | Serial I/O2 output delay time |  |  |  | 400 | ns |
| tv(Sclı2-Sout2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf(ScLK2) | Serial I/O2 clock output falling time |  |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 2) | Fig. 3.1.1 |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  |  | 20 | 50 | ns |

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: Pins Xout and P70-P77 are excluded.

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (1)
(VCC $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol |  | Limits |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |

Table 3.1.11 Switching characteristics in memory expansion mode and microprocessor mode (1)
(VCC $=4.0$ to 5.5 V , VSS $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc ( $\phi$ ) | $\phi$ clock cycle time | Fig. 3.1.1 |  | 2tc(XIN) |  | ns |
| twH( $\phi$ ) | $\phi$ clock "H" pulse width |  | tc(XIN)-10 |  |  | ns |
| twL $(\phi)$ | $\phi$ clock "L" pulse width |  | tc(Xiv) -10 |  |  | ns |
| $\mathrm{td}(\phi-\mathrm{AH})$ | After $\phi$ AD15-AD8 delay time |  |  | 20 | 40 | ns |
| tv( $\phi-\mathrm{AH}$ ) | After $\phi$ AD15-AD8 valid time |  | 6 | 10 |  | ns |
| td ( $\phi-\mathrm{AL}$ ) | After $\phi$ AD7-AD0 delay time |  |  | 25 | 45 | ns |
| $\mathrm{tv}(\phi-\mathrm{AL}$ ) | After $\phi$ AD7-AD0 valid time |  | 6 | 10 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 20 |  | ns |
| tv( $\phi$-SYNC) | SYNC valid time |  |  | 10 |  | ns |
| td( ( - $\overline{\mathrm{WR}}$ ) | $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ delay time |  |  | 10 | 20 | ns |
| tv( $\phi$ - $\overline{\mathrm{WR}})$ | $\overline{R D}$ and $\overline{W R}$ valid time |  | 3 | 5 | 10 | ns |
| $\mathrm{td}(\phi-\mathrm{DB})$ | After $\phi$ data bus delay time |  |  | 20 | 70 | ns |
| tv( $\phi$-DB) | After $\phi$ data bus valid time |  | 15 |  |  | ns |
| twL( $\overline{\mathrm{RD}})$ <br> twL(WR) | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tc(XIN)-10 |  |  | ns |
|  | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width (When one-wait is valid) |  | 3tc(XIN)-10 |  |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD15-AD8 $\overline{R D}$ delay time After AD15-AD8 WR delay time |  | tc(Xin)-35 | $\mathrm{tc}(\mathrm{XIN})-15$ |  | ns |
| $\begin{aligned} & \hline \operatorname{td}(\mathrm{AL}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{WR}}) \\ & \hline \end{aligned}$ | After AD7-ADo $\overline{R D}$ delay time After AD7-ADo WR delay time |  | tc (Xis) -40 | tc(XIN) -20 |  | ns |
| $\begin{aligned} & \mathrm{tv}(\overline{\mathrm{RD}}-\mathrm{AH}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AH}) \end{aligned}$ | After $\overline{\mathrm{RD}}$ AD15-AD8 valid time After WR AD15-AD8 valid time |  | 0 | 5 |  | ns |
| $\begin{aligned} & \operatorname{tv}(\overline{\mathrm{RD}}-\mathrm{AL}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AL}) \end{aligned}$ | After $\overline{R D}$ AD7-ADo valid time After WR AD7-ADo valid time |  | 0 | 5 |  | ns |
| td ( $\overline{\text { WR}}$-DB) | After $\overline{\mathrm{WR}}$ data bus delay time |  |  | 15 | 65 | ns |
| tv( $\overline{\text { WR}}$-DB) | After $\bar{W}$ data bus valid time |  | 10 |  |  | ns |
| td( $\overline{\text { ESSET-RESETout) }}$ | RESETOUT output delay time (Note 1) |  |  |  | 200 | ns |
| tv( $\phi$ - $\overline{\text { RESET }}$ ) | RESETOUT output valid time (Note 1) |  | 0 |  | 200 | ns |

Note 1: The RESETOUT output goes " H " in sync with the fall of the $\phi$ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes " H ".

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.12 Timing requirements in memory expansion mode and microprocessor mode (2)
(Vcc =3.0 V, Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu(0NW-¢) | Before $\phi$ ONW input set up time | -20 |  |  | ns |
| th( ( -ONW) | After $\phi$ ONW input hold time | -20 |  |  | ns |
| tsu(DB-q) | Before $\phi$ data bus set up time | 180 |  |  | ns |
| $\operatorname{th}(\phi-\mathrm{DB})$ | After $\phi$ data bus hold time | 0 |  |  | ns |
| tsu(ONW-RD) tsu(ONW-WR) | Before RD ONW input set up time Before WR ONW input set up time | -20 |  |  | ns |
| th( $\overline{\mathrm{RD}}-\overline{\mathrm{ONW}})$ th(WR-ONW) | After RD ONW input hold time After WR ONW input hold time | -20 |  |  | ns |
| tsu(DB-RD) | Before RD data bus set up time | 185 |  |  | ns |
| th(RD-DB) | After RD data bus hold time | 0 |  |  | ns |

Table 3.1.13 Switching characteristics in memory expansion mode and microprocessor mode (2)
(Vcc =3.0 V, Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc( $($ ) | $\phi$ clock cycle time | Fig. 3.1.1 |  | 2tc(XIN) |  | ns |
| twH( $\phi$ ) | $\phi$ clock "H" pulse width |  | tc(XIN)-20 |  |  | ns |
| twL $(\phi)$ | $\phi$ clock "L" pulse width |  | tc(XIN)-20 |  |  | ns |
| $\mathrm{td}(\phi-\mathrm{AH})$ | After $\phi$ AD15-AD8 delay time |  |  |  | 150 | ns |
| tv( $\phi$ - AH ) | After $\phi$ AD15-AD8 valid time |  | 10 | 15 |  | ns |
| td ( $\phi-\mathrm{AL}$ ) | After $\phi$ AD7-AD0 delay time |  |  |  | 150 | ns |
| $\operatorname{tv}(\phi-A L)$ | After $\phi$ AD7-AD0 valid time |  | 10 | 15 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 40 |  | ns |
| tv( $\phi$-SYNC) | SYNC valid time |  |  | 20 |  | ns |
| td( $\phi$ - $\overline{\mathrm{WR}})$ | $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ delay time |  |  | 15 | 25 | ns |
| tv( $\phi$ - $\overline{W R}$ ) | $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ valid time |  | 3 | 7 | 15 | ns |
| $\mathrm{td}(\phi-\mathrm{DB})$ | After $\phi$ data bus delay time |  |  |  | 200 | ns |
| tv( $\phi$-DB) | After $\phi$ data bus valid time |  | 15 |  |  | ns |
| twL( $\overline{\mathrm{RD}})$ <br> twL(WR) | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tc(Xin)-20 |  |  | ns |
|  | RD pulse width, WR pulse width (When one-wait is valid) |  | $3 \mathrm{tc}(\mathrm{XIN})-20$ |  |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{RD}}) \\ & \mathrm{td}(\mathrm{AH}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD15-AD8 $\overline{\mathrm{RD}}$ delay time After AD15-AD8 WR delay time |  | tc(Xin) -145 |  |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{WR}}) \\ & \hline \end{aligned}$ | After AD7-ADo RD delay time After AD7-ADo WR delay time |  | tc(Xin) -145 |  |  | ns |
| $\begin{aligned} & \mathrm{tv}(\overline{\mathrm{RD}}-\mathrm{AH}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AH}) \end{aligned}$ | After $\overline{\mathrm{RD}}$ AD15-AD8 valid time After WR AD15-AD8 valid time |  | 5 | 10 |  | ns |
| $\begin{aligned} & \operatorname{tv}(\overline{\mathrm{RD}}-\mathrm{AL}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AL}) \end{aligned}$ | After $\overline{R D}$ AD7-ADo valid time After WR AD7-ADo valid time |  | 5 | 10 |  | ns |
| td( $\overline{\text { WR}}$-DB) | After $\overline{\mathrm{WR}}$ data bus delay time |  |  |  | 195 | ns |
| tv( $\overline{\text { WR}-D B) ~}$ | After $\overline{\mathrm{WR}}$ data bus valid time |  | 10 |  |  | ns |
| td( $\overline{\text { RESET-RESETout) }}$ | RESETOUT output delay time (Note 1) |  |  |  | 300 | ns |
| tv( $\phi$ - $\overline{\mathrm{RESET}})$ | RESETOUT output valid time (Note 1) |  | 0 |  | 300 | ns |

Note1: The RESETOUT output goes " H " in sync with the fall of the $\phi$ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.7 Absolute maximum ratings (Extended operating temperature version)

Table 3.1.14 Absolute maximum ratings (Extended operating temperature version)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltage are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| VI | $\begin{array}{ll} \hline \text { Input voltage } & \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ & \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \\ & \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \\ & \text { VREF } \end{array}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss |  | -0.3 to 13 | V |
| Vo | $\begin{aligned} & \hline \text { Output voltage } \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ & \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \\ & \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \\ & \text { Xout } \end{aligned}$ |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating temperature |  | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

### 3.1.8 Recommended operating conditions (Extended operating temperature version)

Table 3.1.15 Recommended operating conditions (Extended operating temperature version)
( $\mathrm{VCC}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \hline \text { Min. } \\ \hline 4.0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { Typ. } \\ \hline 5.0 \end{gathered}$ | Max. |  |
| Vcc | Power source voltage |  |  | 5.5 | V |
| Vss | Power source voltage |  | 0 |  |  |
| Vref | Analog reference voltage (when A-D converter is used) | 2.0 |  | Vcc | V |
|  | Analog reference voltage (when D-A converter is used) | 4.0 |  | Vcc |  |
| AVss | Analog power source voltage |  | 0 |  | V |
| VIA | Analog input voltage AN0-AN7 | AVss |  | Vcc | V |
| VIH | "H" input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage $\bar{R}$ | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage $\quad$ RESET, CNVss | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage XIN | 0 |  | 0.16 Vcc | V |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | -80 | mA |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current P40-P47,P50-P57, P60-P67 (Note 1) |  |  | -80 | mA |
| इloL(peak) | "L" total peak output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | 80 | mA |
| $\Sigma \mathrm{lOL}$ (peak) | "L" total peak output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 1) |  |  | 80 | mA |
| $\Sigma \mathrm{IOH}$ (avg) | "H" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | -40 | mA |
| $\Sigma \mathrm{IOH}$ (avg) | "H" total average output current P40-P47,P50-P57, P60-P67 (Note 1) |  |  | -40 | mA |
| ElOL(avg) | "L" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | 40 | mA |
| ElOL(avg) | "L" total average output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 1) |  |  | 40 | mA |
| IOH (peak) | "H" peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 2) |  |  | -10 | mA |
| IOL(peak) | "L" peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 2) |  |  | 10 | mA |
| IOH(avg) | "H" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 3) |  |  | -5 | mA |
| IOL(avg) | "L" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 3) |  |  | 5 | mA |
| $f($ XIN ) | Internal clock oscillation frequency |  |  | 8 | MHz |

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current loL(avg), $\mathrm{lOH}(\mathrm{avg})$ in an average value measured over 100 ms .

### 3.1.9 Electrical characteristics (Extended operating temperature version)

Table 3.1.16 Electrical characteristics (Extended operating temperature version)
(VCC $=4.0$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 1) | $\mathrm{IOH}=-10 \mathrm{~mA}$ |  | Vcc-2.0 |  |  | V |
| VoL | "L" output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  |  | 2.0 | V |
| $\mathrm{V} \mathrm{T}_{+}$- VT- | Hysteresis CNTR0, CNTR1, INT0-INT4 |  |  |  | 0.4 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RxD, Sclk 1 , SIN2, Sclk2 |  |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RESET |  |  |  | 0.5 |  | V |
| IIH | "H" input current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | $\mathrm{VI}=\mathrm{Vcc}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 4 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br>  $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ | $V \mathrm{I}=\mathrm{VSS}$ |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VSS}$ |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V = VSS |  |  | -4 |  | $\mu \mathrm{A}$ |
| Vram | RAM hold voltage | When clock stopped |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  |  | 6.4 | 13 | mA |
|  |  | $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$ |  |  | 4 | 8 |  |
|  |  | When WIT instruction with $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ | executed |  | 1.5 |  |  |
|  |  | When WIT instruction is executed with $f(\mathrm{XIN})=5 \mathrm{MHz}$ |  |  | 1 |  |  |
|  |  | When STP instruction is executed with clock stopped, output transistors isolated. | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=85^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  |  | 10 |  |

Note 1: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: With output transistors isolated and A-D converter having completed conversion, and not including current flowing through VREF pin.

### 3.1.10 A-D converter characteristics (Extended operating temperature version)

Table 3.1.17 A-D converter characteristics (Extended operating temperature version)
(VCC $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=2.0 \mathrm{~V}$ to $\mathrm{VCC}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) |  |  | $\pm 1$ | $\pm 2.5$ | LSB |
| tCONV | Conversion time |  |  |  | 50 | tC $(\phi)$ |
| RLADDER | Ladder resistor |  |  | 35 |  | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note) | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| II(AD) | A-D port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Note: When D-A conversion registers (addresses 003616 and 003716) contain "0016".

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.11 D-A converter characteristics (Extended operating temperature version)

Table 3.1.18 D-A converter characteristics (Extended operating temperature version)
$\left(\mathrm{VCC}=4.0\right.$ to 5.5 V , $\mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=3.0 \mathrm{~V}$ to $\mathrm{VCC}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy |  |  |  | 1.0 | \% |
| tsu | Setting time |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistor |  | 1 | 2.5 | 4 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note) |  |  |  | 3.2 | mA |

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.12 Timing requirements and Switching characteristics (Extended operating temperature version)

Table 3.1.19 Timing requirements (Extended operating temperature version)
$\left(\mathrm{VCC}=4.0\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc (XIN) | External clock input cycle time | 125 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 200 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 80 |  |  | ns |
| twH(INT) | INT0 to INT4 input "H" pulse width | 80 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT4 input "L" pulse width | 80 |  |  | ns |
| tc(Sclki) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| tc(ScLk2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twH(Sclk1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twH(Sclk2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(RxD-Sclkı) | Serial I/O1 input set up time | 220 |  |  | ns |
| tsu(SIN2-Sclk2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(ScLK1-RxD) | Serial I/O1 input hold time | 100 |  |  | ns |
| th(Sclk2-SIN2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: When bit 6 of address 001 A16 is " 1 ". Divide this value by four when bit 6 of address 001 A16 is " 0 ".

Table 3.1.20 Switching characteristics (Extended operating temperature version)
(VCC $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(Sclk1) | Serial I/O1 clock output "H" pulse width | Fig. 3.1.1 | tc(Sclkı)/2-30 |  |  | ns |
| twL(Sclk ${ }^{\text {( }}$ ) | Serial I/O1 clock output "L" pulse width |  | tc(ScLkı)/2-30 |  |  | ns |
| td(SCLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 140 | ns |
| tv(Sclki-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| tr(ScLK1) | Serial I/O1 clock output rise time |  |  |  | 30 | ns |
| tf(Sclkı) | Serial I/O1 clock output fall time |  |  |  | 30 | ns |
| twH(ScLK2) | Serial I/O2 clock output "H" pulse width | Fig. 3.1.2 | tc(Sclız2)/2-160 |  |  | ns |
| twL(Scık2) | Serial I/O2 clock output "L" pulse width |  | tc(Sclk2)/2-160 |  |  | ns |
| td(SCLK2-Sout2) | Serial I/O2 output delay time |  |  |  | 200 | ns |
| tv(Sclk2-Sout2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf(Sclk2) | Serial I/O2 clock output fall time |  |  |  | 40 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rise time (Note 2) | Fig. 3.1.1 |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output fall time (Note 2) |  |  | 10 | 30 | ns |

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: Pins XOUT pin and $\mathrm{P} 70-77$ are excluded.

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.21 Timing requirements in memory expansion mode and microprocessor mode
(Extended operating temperature version) (Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu(ONW-¢) | Before $\phi$ ONW input set up time | -20 |  |  | ns |
| th( $\phi$-ONW) | After $\phi$ ONW input hold time | -20 |  |  | ns |
| tsu(DB-¢) | Before $\phi$ data bus set up time | 60 |  |  | ns |
| $\operatorname{tn}(\phi-\mathrm{DB})$ | After $\phi$ data bus hold time | 0 |  |  | ns |
| tsu(ONW-RD) tsu(ONW-WR) | Before RD ONW input set up time Before WR ONW input set up time | -20 |  |  | ns |
| th( $\overline{\mathrm{RD}}-\overline{\mathrm{ONW}})$ th(WR-ONW) | After RD ONW input hold time After WR ONW input hold time | -20 |  |  | ns |
| tsu(DB-RD) | Before $\overline{\mathrm{RD}}$ data bus set up time | 65 |  |  | ns |
| th(RD-DB) | After $\overline{\mathrm{RD}}$ data bus hold time | 0 |  |  | ns |

Table 3.1.22 Switching characteristics in memory expansion mode and microprocessor mode
(Extended operating temperature version) (Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc( $($ ) | $\phi$ clock cycle time | Fig. 3.1.1 |  | 2tc(XIN) |  | ns |
| twh( $\phi$ ) | $\phi$ clock "H" pulse width |  | tc(XIN) -10 |  |  | ns |
| twL ( $\phi$ ) | $\phi$ clock "L" pulse width |  | tc(XIN) -10 |  |  | ns |
| $\mathrm{td}(\mathrm{\phi}-\mathrm{AH})$ | After $\phi$ AD15-AD8 delay time |  |  | 20 | 40 | ns |
| tv( $\phi$ - AH ) | After $\phi$ AD15-AD8 valid time |  | 6 | 10 |  | ns |
| td( $\phi-\mathrm{AL}$ ) | After $\phi$ AD7-AD0 delay time |  |  | 25 | 45 | ns |
| tv( - - AL) | After $\phi$ AD7-AD0 valid time |  | 6 | 10 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 20 |  | ns |
| tv( $\phi$-SYNC) | SYNC valid time |  |  | 10 |  | ns |
| $\operatorname{td}(\phi-\overline{W R})$ | $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ delay time |  |  | 10 | 20 | ns |
| $\mathrm{tv}(\underline{\phi}-\overline{\mathrm{WR}})$ | $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ valid time |  | 3 | 5 | 10 | ns |
| td( $\phi$-DB) | After $\phi$ data bus delay time |  |  | 20 | 70 | ns |
| tv( $\phi$-DB) | After $\phi$ data bus valid time |  | 15 |  |  | ns |
| $\mathrm{twL}(\overline{\mathrm{RD}})$ <br> $\mathrm{twL}(\overline{\mathrm{WR}})$ | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tc(XIN) -10 |  |  | ns |
|  | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width (When one-wait is valid) |  | $3 \mathrm{tc}(\mathrm{XIN})-10$ |  |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD15-AD8 $\overline{R D}$ delay time After AD15-AD8 WR delay time |  | tc(XIN) ${ }^{\text {(35 }}$ | tc( XIN$)-15$ |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{RD}}) \\ & \mathrm{td}(\mathrm{AL}-\mathrm{WR}) \end{aligned}$ | After AD7-ADo $\overline{\mathrm{RD}}$ delay time After AD7-ADo WR delay time |  | tc(XIN) -40 | tc( XIN$)-20$ |  | ns |
| $\begin{aligned} & \operatorname{tv}(\overline{\mathrm{RD}}-\mathrm{AH}) \\ & \operatorname{tv}(\overline{\mathrm{WR}}-\mathrm{AH}) \end{aligned}$ | After $\overline{\mathrm{RD}}$ AD15-AD8 valid time After WR AD15-AD8 valid time |  | 0 | 5 |  | ns |
| $\begin{aligned} & \operatorname{tv}(\overline{\mathrm{RD}}-\mathrm{AL}) \\ & \operatorname{tv}(\overline{\mathrm{WR}}-\mathrm{AL}) \end{aligned}$ | After $\overline{R D}$ AD7-ADo valid time After WR AD7-AD0 valid time |  | 0 | 5 |  | ns |
| td( $\overline{\text { WR}}-\mathrm{DB}$ ) | After $\overline{\mathrm{WR}}$ data bus delay time |  |  | 15 | 65 | ns |
| tv( $\overline{\mathrm{WR}}$-DB) | After $\overline{W R}$ data bus valid time |  | 10 |  |  | ns |
|  | RESETOUT output delay time (Note 1) |  |  |  | 200 | ns |
| tv( $\phi$ - $\overline{\mathrm{RESET}}$ ) | RESETOUT output valid time (Note 1) |  | 0 |  | 200 | ns |

Note 1: The RESETOUT output goes " H " in sync with the fall of the $\phi$ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".

### 3.1 Electrical characteristics

### 3.1.13 Absolute maximum ratings (High-speed version)

Table 3.1.23 Absolute maximum ratings (High-speed version)

| Symbol | Parameter |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage |  | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, P50-P57, <br>  $\mathrm{P60-P67}, \mathrm{P70-P77}, \mathrm{P80-P87}$, <br>  VREF, XIN |  |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage RESET |  |  | -0.3 to 7.0 | V |
| VI | Input voltage CNVss | Mask ROM version |  | -0.3 to 7.0 | V |
|  |  | PROM version |  | -0.3 to 13 |  |
| Vo | $\begin{aligned} & \text { Output voltage } \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \\ & \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \\ & \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87, \\ & \text { Xout } \end{aligned}$ |  |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating temperature |  |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

### 3.1.14 Recommended operating conditions (High-speed version)

Table 3.1.24 Recommended operating conditions (High-speed version)
$\left(\mathrm{VCC}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage ( $\mathrm{f}(\mathrm{XIN}) \leq 4.15 \mathrm{MHz})$ | 2.7 | 5.0 | 5.5 | V |
|  | Power source voltage ( $\mathrm{f}(\mathrm{XIN}$ ) $=10 \mathrm{MHz}$ ) | 4.0 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  | 0 |  | V |
| Vref | Analog reference voltage (when A-D converter is used) | 2.0 |  | Vcc | V |
|  | Analog reference voltage (when D-A converter is used) | 2.7 |  | Vcc |  |
| AVss | Analog power source voltage |  | 0 |  | V |
| VIA | Analog input voltage AN0-AN7 | AVss |  | Vcc | V |
| VIH | "H" input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P57,P60-P67}, \mathrm{P70-P77}, \mathrm{P80-P87}, \mathrm{RESET}, \mathrm{XIN}$, <br>  CNVss | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$, RESET, CNVss | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage XIN | 0 |  | 0.16 Vcc | V |
| ElOH(peak) | "H" total peak output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | -80 | mA |
| इloh(peak) | "H" total peak output current P40-P47,P50-P57, P60-P67 (Note 1) |  |  | -80 | mA |
| ElOL(peak) | "L" total peak output current $\quad$ P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | 80 | mA |
| ElOL(peak) | "L" total peak output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 1) |  |  | 80 | mA |
| $\mathrm{\Sigma lOH}(\mathrm{avg})$ | "H" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | -40 | mA |
| Eloh(avg) | "H" total average output current P40-P47,P50-P57, P60-P67 (Note 1) |  |  | -40 | mA |
| ElOL(avg) | "L" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87 (Note 1) |  |  | 40 | mA |
| EloL(avg) | "L" total average output current P40-P47,P50-P57, P60-P67, P70-P77 (Note 1) |  |  | 40 | mA |
| IOH(peak) | "H" peak output current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, <br>  <br>  <br> P50-P57, P60-P67, P80-P87 (Note 2) |  |  | -10 | mA |
| IOL(peak) | $" L "$ peak output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17$, P20-P27, P30-P37, P40-P47, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 2) |  |  | 10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | "H" average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 3) |  |  | -5 | mA |
| IOL(avg) | $" L "$ average output current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$ (Note 3) |  |  | 5 | mA |
| $f(X I N)$ | Internal clock oscillation frequency (4.0 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ ) |  |  | 10 | MHz |
|  | Internal clock oscillation frequency (2.7 V $\leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ ) |  |  | 4.5Vcc-8 |  |

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current $\operatorname{loL}(\mathrm{avg}), \mathrm{IOH}(\mathrm{avg})$ in an average value measured over 100 ms

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.15 Electrical characteristics (High-speed version)

Table 3.1.25 Electrical characteristics (High-speed version) ( $\mathrm{VCC}=2.7$ to 5.5 V , $\mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br> $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 80-\mathrm{P} 87$ (Note 1)  | $\begin{aligned} & \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | Vcc-1.0 |  |  |  |
| VoL | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30-P37, P40-P47,P50-P57, } \\ & \text { P60-P67, P70-P77, P80-P87 } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  |  | 1.0 |  |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis CNTR0, CNTR1, INT0-INT4 |  |  |  | 0.4 |  | V |
| $\mathrm{V}^{+}+-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RxD, ScLk1, SIN2, ScLK2 |  |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RESET |  |  |  | 0.5 |  | V |
| IIH | "H" input current $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57$, <br> $\mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 87$  | $\mathrm{VI}=\mathrm{Vcc}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | $\mathrm{VI}=\mathrm{Vcc}$ |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 4 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P10-P17, P20-P27, <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> P60-P37, P67, P40-P47, P50-P57, <br> RESET, CNVs | $\mathrm{VI}=\mathrm{VSS}$ |  |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VsS}$ |  |  | -4 |  | $\mu \mathrm{A}$ |
| VRAM | RAM hold voltage | With clock stopped |  | 2.0 |  | 5.5 | V |
| ICC | Power source current | $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VcC}=$ |  |  | 8 | 16 | mA |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}, \mathrm{VCC}=$ | 7 V |  | 1.3 | 2 |  |
|  |  | When WIT instruction with $f(X I N)=10 \mathrm{MHz}$, | executed $c \mathrm{C}=5 \mathrm{~V}$ |  | 2 |  |  |
|  |  | When WIT instruction is executed with $f(X I N)=4 \mathrm{MHz}$, $\mathrm{Vcc}=2.7 \mathrm{~V}$ |  |  | 0.3 |  |  |
|  |  | When STP instruction is executed with clock stopped, output transistors isolated. | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=85^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ |  |  | 10 |  |

Note 1: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: With output transistors isolated and A-D converter having completed conversion, and not including current flowing through VREF pin.

### 3.1.16 A-D converter characteristics (High-speed version)

Table 3.1.26 A-D converter characteristics (High-speed version)
$\left(\mathrm{VCC}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=2.0 \mathrm{~V}$ to $\mathrm{VCC}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy (excluding quantization error) |  |  | $\pm 1$ | $\pm 2.5$ | LSB |
| tconv | Conversion time |  |  |  | 50 | tc $(\phi)$ |
| Rladder | Ladder resistor |  |  | 35 |  | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note) | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| II(AD) | A-D port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Note: When D-A conversion registers (addresses 003616 and 003716) contain "0016".

### 3.1.17 D-A converter characteristics (High-speed version)

Table 3.1.27 D-A converter characteristics (High-speed version)
$\left(\mathrm{VCC}=2.7\right.$ to 5.5 V , $\mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=2.7 \mathrm{~V}$ to $\mathrm{VCC}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 8 | Bits |
| - | Absolute accuracy | $\mathrm{Vcc}=4.0$ to 5.5 V |  |  |  | 1.0 | \% |
|  |  | $\mathrm{Vcc}=2.7$ to 5.5 V |  |  |  | 2.5 |  |
| tsu | Setting time |  |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistor |  |  | 1 | 2.5 | 4 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note) |  |  |  |  | 3.2 | mA |

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being " 0016 ", and excluding currents flowing through the A-D resistance ladder.

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.18 Timing requirements and Switching characteristics (High-speed version)

Table 3.1.28 Timing requirements (1) (High-speed version) (VCC $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 100 |  |  | ns |
| twH(XIN) | External clock input "H" pulse width | 40 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 40 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 200 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 80 |  |  | ns |
| twH(INT) | INT0 to INT4 input "H" pulse width | 80 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 80 |  |  | ns |
| twL(INT) | INT0 to INT4 input "L" pulse width | 80 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| tc(ScLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twH(Sclk1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twH(ScLK2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| twL(ScLk1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(RxD-ScLk1) | Serial I/O1 input set up time | 220 |  |  | ns |
| tsu(SIN2-SCLK2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(Sclki-RxD) | Serial I/O1 input hold time | 100 |  |  | ns |
| th(Sclk2-Sin2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001 A16 is " 1 ". Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001 A 16 is " 0 ".

Table 3.1.29 Timing requirements (2) (High-speed version) (VCC $=2.7$ to $4.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(Xin) | External clock input cycle time | $\begin{gathered} 1000 / \\ (4.5 \mathrm{Vcc}-8) \end{gathered}$ |  |  | ns |
| twH(Xin) | External clock input "H" pulse width | $\begin{gathered} 400 / \\ (4.5 \mathrm{Vcc}-8) \\ \hline \end{gathered}$ |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | $\begin{gathered} 400 / \\ (4.5 \mathrm{Vcc}-8) \\ \hline \end{gathered}$ |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 500 |  |  | ns |
| twH(CNTR) | CNTR0, CNTR1 input "H" pulse width | 230 |  |  | ns |
| twH(INT) | INT0 to INT4 input "H" pulse width | 230 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1 input "L" pulse width | 230 |  |  | ns |
| twL(INT) | INT0 to INT4 input "L" pulse width | 230 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| tc(ScLK2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twH(Sclk1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twH(Sclk2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| twL(Sclkı) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| twL(Sclk2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(RxD-ScLk1) | Serial I/O1 input set up time | 400 |  |  | ns |
| tsu(SIN2-Sclk2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(ScLk1-RxD) | Serial I/O1 input hold time | 200 |  |  | ns |
| th(Sclk2-SIn2) | Serial I/O2 input hold time | 300 |  |  | ns |

Note: When $f(X I N)=2 M H z$ and bit 6 of address 001 A16 is " 1 ". Divide this value by four when $f(X I N)=2 \mathrm{MHz}$ and bit 6 of address 001 A16 is " 0 ".

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.30 Switching characteristics (1) (High-speed version)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(ScLK1) | Serial I/O1 clock output "H" pulse width | Fig. 3.1.1 | tc(Sclkı)/2-30 |  |  | ns |
| twL(ScLK1) | Serial I/O1 clock output "L" pulse width |  | tc(ScLKı)/2-30 |  |  | ns |
| td(ScLK1-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 140 | ns |
| tv(ScLkı-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| $\operatorname{tr}$ (SCLK1) | Serial I/O1 clock output rising time |  |  |  | 30 | ns |
| tf(Sclk1) | Serial I/O1 clock output falling time |  |  |  | 30 | ns |
| twH(Sclk2) | Serial I/O2 clock output "H" pulse width | Fig. 3.1.2 | tc(Sclı2)/2-160 |  |  | ns |
| twL(ScLK2) | Serial I/O2 clock output "L" pulse width |  | tc(Sclı2)/2-160 |  |  | ns |
| td(SCLK2-Sout2) | Serial I/O2 output delay time |  |  |  | 200 | ns |
| tv(Sclk2-Sout2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf(Sclк2) | Serial I/O2 clock output falling time |  |  |  | 30 | ns |
| $\operatorname{tr}$ (CMOS) | CMOS output rising time (Note 2) | Fig. 3.1.1 |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  |  | 10 | 30 | ns |

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: XOUT pin is excluded.

Table 3.1.31 Switching characteristics (2) (High-speed version)
(VCC $=2.7$ to 4.0 V , VSS $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(ScLK1) | Serial I/O1 clock output "H" pulse width | Fig. 3.1.1 | tc(ScLKı1)/2-50 |  |  | ns |
| twL(Sclkı) | Serial I/O1 clock output "L" pulse width |  | tc(ScLKı)/2-50 |  |  | ns |
| td(Sclki-TxD) | Serial I/O1 output delay time (Note 1) |  |  |  | 350 | ns |
| tv(Sclki-TxD) | Serial I/O1 output valid time (Note 1) |  | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  |  | 50 | ns |
| tf(Sclkı) | Serial I/O1 clock output falling time |  |  |  | 50 | ns |
| twH(Sclk2) | Serial I/O2 clock output "H" pulse width | Fig. 3.1.2 | tc(Sclk2)/2-240 |  |  | ns |
| twL(ScLK2) | Serial I/O2 clock output "L" pulse width |  | tc(ScLK2)/2-240 |  |  | ns |
| td(SCLK2-Sout2) | Serial I/O2 output delay time |  |  |  | 400 | ns |
| tv(Sclk2-Sout2) | Serial I/O2 output valid time |  | 0 |  |  | ns |
| tf(ScLK2) | Serial I/O2 clock output falling time |  |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 2) | Fig. 3.1.1 |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 2) |  |  | 20 | 50 | ns |

Note 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".
2: XOUT pin is excluded.

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.32 Timing requirements in memory expansion mode and microprocessor mode (1) (High-speed version)
(VCC $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu( $\overline{\text { ONW }}$ - ) | Before $\phi$ ONW input set up time | -20 |  |  | ns |
| th( $\phi$-ONW) | After $\phi$ ONW input hold time | -20 |  |  | ns |
| tsu(DB-ф) | Before $\phi$ data bus set up time | 50 | 25 |  | ns |
| th( $\phi$-DB) | After $\phi$ data bus hold time | 0 |  |  | ns |
| tsu( $\overline{O N W}-\overline{R D})$ <br> tsu(ONW-WR) | Before RD ONW input set up time Before WR ONW input set up time | -20 |  |  | ns |
| $\begin{aligned} & \operatorname{th}(\overline{\mathrm{RD}}-\overline{\mathrm{ONW}}) \\ & \operatorname{th}(\overline{\mathrm{WR}}-\overline{\mathrm{ONW}}) \end{aligned}$ | After RD ONW input hold time After WR ONW input hold time | -20 |  |  | ns |
| tsu( $\mathrm{DB}-\overline{\mathrm{RD}})$ | Before $\overline{\mathrm{RD}}$ data bus set up time | 50 | 25 |  | ns |
| th( $\overline{\mathrm{RD}}-\mathrm{DB})$ | After RD data bus hold time | 0 |  |  | ns |

Table 3.1.33 Switching characteristics in memory expansion mode and microprocessor mode (1) (High-speed version)
(Vcc $=4.0$ to $5.5 \mathrm{~V}, \mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc ( ( ) | $\phi$ clock cycle time | Fig. 3.1.1 |  | 2tc(XIN) |  | ns |
| twH( $\phi$ ) | $\phi$ clock "H" pulse width |  | tc(Xin)-10 |  |  | ns |
| twL( () | $\phi$ clock "L" pulse width |  | tc(Xiv) -10 |  |  | ns |
| td ( $\phi$ - AH ) | After $\phi$ AD15-AD8 delay time |  |  | 16 | 35 | ns |
| tv( ( -AH ) | After $\phi$ AD15-AD8 valid time |  | 2 | 5 |  | ns |
| td( $\phi-\mathrm{AL}$ ) | After $\phi$ AD7-ADo delay time |  |  | 20 | 40 | ns |
| tv( $\phi-\mathrm{AL}$ ) | After $\phi$ AD7-AD0 valid time |  | 2 | 5 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 16 |  | ns |
| tv( ( - SYNC) | SYNC valid time |  |  | 5 |  | ns |
| td( $\phi$-DB) | After $\phi$ data bus delay time |  |  | 15 | 30 | ns |
| $\operatorname{tv}(\phi-\mathrm{DB})$ | After $\phi$ data bus valid time |  | 10 |  |  | ns |
| twL( $\overline{\mathrm{RD}})$ <br> $\mathrm{twL}(\overline{\mathrm{WR})}$ | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tc( XIN$)-10$ |  |  | ns |
|  | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width (When one-wait is valid) |  | $3 \mathrm{tc}(\mathrm{XIN})-10$ |  |  | ns |
| $\begin{aligned} & \mathrm{td}(\mathrm{AH}-\overline{\mathrm{RD}}) \\ & \mathrm{td}(\mathrm{AH}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD15-AD8 $\overline{\mathrm{RD}}$ delay time After AD15-AD8 WR delay time |  | tc(Xin)-35 | $\mathrm{tc}(\mathrm{XIN})-16$ |  | ns |
| $\begin{aligned} & \hline \operatorname{td}(A L-\overline{R D}) \\ & \operatorname{td}(A L-\overline{W R}) \end{aligned}$ | After AD7-ADo $\overline{R D}$ delay time After AD7-ADo WR delay time |  | tc(XIN) -40 | $\mathrm{tc}(\mathrm{XIN})-20$ |  | ns |
| $\begin{aligned} & \mathrm{tv}(\overline{\mathrm{RD}}-\mathrm{AH}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AH}) \end{aligned}$ | After $\overline{\mathrm{RD}}$ AD15-AD8 valid time After WR AD15-AD8 valid time |  | 2 | 5 |  | ns |
| $\begin{aligned} & \mathrm{tv}(\overline{\mathrm{RD}}-\mathrm{AL}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AL}) \end{aligned}$ | After $\overline{R D}$ AD7-AD0 valid time After WR AD7-ADo valid time |  | 2 | 5 |  | ns |
| td( $\overline{\text { WR}-D B) ~}$ | After WR data bus delay time |  |  | 15 | 30 | ns |
| tv( $\overline{\text { WR}}$-DB) | After $\overline{\text { WR }}$ data bus valid time |  | 10 |  |  | ns |
| td(EESET-RESETout) | RESETOUT output delay time (Note 1) |  |  |  | 200 | ns |
| tv( $\phi$ - $\overline{\mathrm{RESET}})$ | RESETOUT output valid time (Note 1) |  | 0 |  | 100 | ns |

Note 1: The RESETOUT output goes "H" in sync with the fall of the $\phi$ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes " H ".

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.34 Timing requirements in memory expansion mode and microprocessor mode (2) (High-speed version)
$\left(\mathrm{VCC}=2.7 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tsu( $\overline{\text { ONW }}$ - $\phi$ ) | Before $\phi$ ONW input set up time | -20 |  |  | ns |
| th( $\phi$ - $\overline{\text { ONW }}$ ) | After $\phi$ ONW input hold time | -20 |  |  | ns |
| tsu(DB- ) | Before $\phi$ data bus set up time | 120 | 60 |  | ns |
| th( $\phi$-DB) | After $\phi$ data bus hold time | 0 |  |  | ns |
| tsu(ONW- $\overline{\mathrm{RD}})$ <br> tsu(ONW-WR) | Before RD ONW input set up time Before WR ONW input set up time | -20 |  |  | ns |
| $\begin{aligned} & \operatorname{th}(\overline{\mathrm{RD}}-\overline{\mathrm{ONW}}) \\ & \operatorname{th}(\overline{\mathrm{WR}}-\overline{\mathrm{ONW}}) \end{aligned}$ | After RD ONW input hold time After WR ONW input hold time | -20 |  |  | ns |
| tsu( $\mathrm{DB}-\overline{\mathrm{RD}})$ | Before RD data bus set up time | 120 | 60 |  | ns |
| $\operatorname{th}(\overline{\mathrm{RD}}-\mathrm{DB})$ | After $\overline{\mathrm{RD}}$ data bus hold time | 0 |  |  | ns |

Table 3.1.35 Switching characteristics in memory expansion mode and microprocessor mode (2) (High-speed version)
(VCC $=2.7 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc( $($ ) | $\phi$ clock cycle time | Fig. 3.1.1 |  | 2tc(XIN) |  | ns |
| twH( $\phi$ ) | $\phi$ clock "H" pulse width |  | tc(XIN)-20 |  |  | ns |
| twL $(\phi)$ | $\phi$ clock "L" pulse width |  | tc(XIN) -20 |  |  | ns |
| $\mathrm{td}(\phi-\mathrm{AH})$ | AD15-AD8 delay time |  |  | 40 | 100 | ns |
| tv( $\phi-\mathrm{AH}$ ) | AD15-AD8 valid time |  | 5 | 10 |  | ns |
| td( $\phi$ - AL ) | AD7-ADo delay time |  |  | 50 | 100 | ns |
| $\operatorname{tv}(\phi-\mathrm{AL})$ | AD7-AD0 valid time |  | 5 | 10 |  | ns |
| td( $\phi$-SYNC) | SYNC delay time |  |  | 40 |  | ns |
| tv( $\phi$-SYNC) | SYNC valid time |  |  | 10 |  | ns |
| td( $\phi$-DB) | Data bus delay time |  |  | 30 | 80 | ns |
| tv( $\phi$-DB) | Data bus valid time |  | 10 |  |  | ns |
|  | $\overline{\mathrm{RD}}$ pulse width, $\overline{\mathrm{WR}}$ pulse width |  | tc(XIN)-20 |  |  | ns |
| twL(WR) | RD pulse width, WR pulse width (When one-wait is valid) |  | $3 \mathrm{tc}(\mathrm{Xin})-20$ |  |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AH}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD15-AD8 RD delay time After AD15-AD8 WR delay time |  | $\mathrm{tc}(\mathrm{XIN})-100$ | tc(XIN) -40 |  | ns |
| $\begin{aligned} & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{RD}}) \\ & \operatorname{td}(\mathrm{AL}-\overline{\mathrm{WR}}) \end{aligned}$ | After AD7-ADo $\overline{R D}$ delay time After AD7-ADo WR delay time |  | tc(Xin) $\mathbf{1 0}^{100}$ | $\mathrm{tc}(\mathrm{XIN})-50$ |  | ns |
| $\begin{aligned} & \mathrm{tv}(\overline{\mathrm{RD}}-\mathrm{AH}) \\ & \mathrm{tv}(\overline{\mathrm{WR}}-\mathrm{AH}) \end{aligned}$ | After $\overline{\mathrm{RD}}$ AD15-AD8 valid time After WR AD15-AD8 valid time |  | 5 | 10 |  | ns |
| $\begin{aligned} & \operatorname{tv}(\overline{\mathrm{RD}}-\mathrm{AL}) \\ & \operatorname{tv}(\overline{\mathrm{WR}}-\mathrm{AL}) \end{aligned}$ | After $\overline{R D}$ AD7-AD0 valid time After WR AD7-AD0 valid time |  | 5 | 10 |  | ns |
| td ( $\overline{\text { WR}}$-DB) | After $\overline{\mathrm{WR}}$ data bus delay time |  |  | 30 | 80 | ns |
| tv( $\overline{\mathrm{WR}}$-DB) | After WR data bus valid time |  | 10 |  |  | ns |
| td(İESET-RESETOUT) | RESETOUT output delay time (Note 1) |  |  |  | 300 | ns |
| $\operatorname{tv}(\phi-\overline{\text { RESET }}$ ) | RESETOUT output valid time (Note 1) |  | 0 |  | 150 | ns |

 the RESET input goes " H ".


Fig. 3.1.1 Circuit for measuring output switching characteristics (1)


Fig. 3.1.2 Circuit for measuring output switching characteristics (2)

## APPENDIX

### 3.1 Electrical characteristics

### 3.1.19 Timing diagram

Timing Diagram


Fig. 3.1.3 Timing diagram (in single-chip mode)

## APPENDIX

### 3.1 Electrical characteristics

Timing Diagram in Memory Expansion Mode and Microprocessor Mode (1)


Timing Diagram in Microprocessor Mode


Fig. 3.1.4 Timing diagram (in memory expansion mode and microprocessor mode) (1)

## APPENDIX

### 3.1 Electrical characteristics

Timing Diagram in Memory Expansion Mode and Microprocessor Mode (2)


Fig. 3.1.5 Timing diagram (in memory expansion mode and microprocessor mode) (2)

### 3.2 Standard characteristics

### 3.2.1 Power source current characteristic examples

Figures 3.2.1 and Figure 3.2.2 show power source current characteristic examples.

Measuring condition: $25^{\circ} \mathrm{C}, \mathrm{A}-\mathrm{D}$ conversion stopped]


Fig. 3.2.1 Power source current characteristic example
[Measuring condition: $25^{\circ} \mathrm{C}$, A-D conversion stopped]


Fig. 3.2.2 Power source current characteristic example (in wait mode)

## APPENDIX

### 3.2 Standard characteristics

### 3.2.2 Port standard characteristic examples

Figures 3.2.3, Figure 3.2.4, Figure 3.2.5 and Figure 3.2 .6 show port standard characteristic examples.


Fig. 3.2.3 Standard characteristic example of CMOS output port at P-channel drive (1)


Fig. 3.2.4 Standard characteristic example of CMOS output port at P-channel drive (2)
[Port POo Iol-Vol characteristic ( N -channel drive)]
(Pins with same characteristic : P0, P1, P2, P3, P4, P5, P6, P7, P8)


Fig. 3.2.5 Standard characteristic example of CMOS output port at N -channel drive (1)
[Port P0o IOL-Vol characteristic (N-channel drive)]
(Pins with same characteristic : P0, P1, P2, P3, P4, P5, P6, P7, P8)


Fig. 3.2.6 Standard characteristic example of CMOS output port at N-channel drive (2)

## APPENDIX

### 3.2 Standard characteristics

### 3.2.3 A-D conversion standard characteristics

Figure 3.2 .7 shows the A-D conversion standard characteristics.
The lower-side line on the graph indicates the absolute precision error. It represents the deviation from the ideal value. For example, the conversion of output code from 0 to 1 occurs ideally at the point of ANo = 10 mV , but the measured value is 0 mV . Accordingly, the measured point of conversion is represented as " $10-0=10 \mathrm{mV}$."
The upper-side line on the graph indicates the width of input voltages equivalent to output codes. For example, the measured width of the input voltage for output code 13 is 22 mV , so the differential nonlinear error is represented as " $22-20=2 \mathrm{mV}$ " ( 0.1 LSB).

## A-D CONVERTER STEP WIDTH MEASUREMENT




Measured when a power source voltage is stable in the single-chip mode and the high-speed mode
Fig. 3.2.7 A-D conversion standard characteristics

### 3.2.4 D-A conversion standard characteristics

Figure 3.2 .8 shows the D-A conversion standard characteristics. The lower-side line on the graph indicates the absolute precision error. In this case, it represents the difference between the ideal analog output value for an input code and the measured value.
The upper-side line on the graph indicates the change width of output analog value to a one-bit change of input code.

## D-A CONVERTER STEP WIDTH MEASUREMENT




Measured when a power source voltage is stable in the single-chip mode and the high-speed mode
Fig. 3.2.8 D-A conversion standard characteristics

### 3.3 Notes on use

### 3.3 Notes on use

### 3.3.1 Notes on interrupts

(1) Sequence for switching an external interrupt detection edge
When the external interrupt detection edge must be switched, make sure the following sequence.

## Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.
(2) Bit 7 of the interrupt control register 2

Fix the bit 7 of the interrupt control register 2 (Address:003F ${ }_{16}$ ) to " 0 ".

Figure 3.3.1 shows the structure of the interrupt control register 2.


Fig. 3.3.1 Structure of interrupt control register 2

### 3.3.2 Notes on the serial I/O1

## (1) Stop of data transmission

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to " 0 " (transmit disabled), and clear the serial I/O enable bit to "0" (serial I/O1 disabled)in the following cases:

- when stopping data transmission during transmitting data in the clock synchronous serial I/O mode
- when stopping data transmission during transmitting data in the UART mode
- when stopping only data transmission during transmitting and receiving data in the UART mode


## Reason

Since transmission is not stopped and the transmission circuit is not initialized even if the serial I/O1 enable bit is cleared to " 0 " (serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, the data is transferred to the transmit shift register and start to be shifted. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and ti may cause an operation failure to a microcomputer.

## (2) Stop of data reception

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O enable bit to " 0 " (serial I/O disabled) in the following case :

- when stopping data reception during receiving data in the clock synchronous serial I/O mode

Clear the receive enable bit to "0" (receive disabled) in the following cases :

- when stopping data reception during receiving data in the UART mode
- when stopping only data reception during transmitting and receiving data in the UART mode


## (3) Stop of data transmission and reception in a clock synchronous serial I/O mode

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled) at the same time in the following case:

- when stopping data transmission and reception during transmitting and receiving data in the clock synchronous mode (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)


## Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O1 disabled) (refer to (1)).
(4) The $\overline{\text { SRDY }}$ pin on a receiving side

When signals are output from the SRDY pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY output enable bit, and the transmit enable bit to "1" (transmit enabled).
(5) Stop of data reception in a clock synchronous serial I/O mode
Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."

(6) Control of data transmission using the transmit shift completion flag

The transmit shift completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When checking the transmit shift completion flag after writing a data to the transmit buffer register for controlling a data transmission, note this delay.
(7) Control of data transmission using an external clock

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at "H" level of the Sclk input signal. Also, write data to the transmit buffer register at "H" level of the Sclk input signal.

### 3.3.3 Notes on the A-D converter

(1) Input of signals from signal source with high impedance to an analog input pin Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, maek sure to check the operation of application products on the user side.

## Reason

The A-D converter builds in the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, a charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

### 3.3 Notes on use

## (2) AVss pin

Connect a power source for the A-D converter, AVss pin to the Vss line of the analog circuit.
(3) A clock frequency during an A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- $f(\mathrm{XIN})$ is 500 kHz or more.
(When the ONW pin is " L ", $\mathrm{f}(\mathrm{XIN})$ is 1 MHz or more.)
- Do not execute the STP instruction and WIT instruction.


### 3.3.4 Notes on the RESET pin

When a rising time of the reset signal is long, connect a ceramic capacitor or others across the $\overline{\text { RESET }}$ pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, make sure the following :

- Make the length of the wiring which is connected to a capacitor the shortest possible.
- Make sure to check the operation of application products on the user side.


## Reason

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\operatorname{RESET}}$ pin, a microcomputer may malfunction.

### 3.3.5 Notes on input and output pins

(1) Fix of a port input level in stand-by state

Fix input levels of an input and an I/O port for getting effect of low-power dissipation in stand-by state, especially for the I/O ports of the N-channel open-drain.
Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, make sure the following:

- External circuit
$\bullet$ Variation of output levels during the ordinary operation
* stand-by state : the stop mode by executing the STP instruction
the wait mode by executing the WIT instruction


## Reason

Even when setting as an output port with its direction register, in the following state :

- N-channel......when the content of the port latch is " 1 "
the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Make sure that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an input and an I/O port are "undefined." This may cause power source current.
(2) Modify of the content of I/O port latch

When the content of the port latch of an I/O port is modified with the bit managing instruction*, the value of the unspecified bit may be changed.

## Reason

The bit managing instruction is read-modify-write instruction for reading and writing data by a byte unit. Accordingly, when this instruction is executed on one bit of the port latch of an I/O port, the following is executed to all bits of the port latch.
-As for a bit which is set as an input port : The pin state is read in the CPU, and is written to this bit after bit managing.
-As for a bit which is set as an output port : The bit value is read in the CPU, and is written to this bit after bit managing.

Make sure the following :
-Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.

- Even when a bit of a port latch which is set as an input port is not speccified with a bit managing instruction, its value may be changed in case where content of the pin differs from a content of the port latch.
* bit managing instructions : SEB and CLB instruction
(3) The AVss pin when not using the A-D converter

When not using the A-D converter, handle a power source pin for the A-D converter, AVss pin as follows :

- AVss : Connect to the Vss pin


## Reason

If the AVss pin is opened, the microcomputer may malfunction by effect of noise or others.

### 3.3.6 Notes on memory expansion mode and microprocessor mode

(1) Writing data to the port latch of port P3

In the memory expansion or the microprocessor mode, ports P30 and P31 can be used as the output port. Use the LDM or STA instruction for writing data to the port latch (address 000616) of port P3.
When using a read-modify-write instruction (the SEB or the CLB instruction), allocate the read and the write enabled memory at address 000616.

## Reason

In the memory expansion or microprocessor mode, address 000616 is allocated in the external area.
Accordingly,

- Data is read from the external memory.
- Data is written to both the port latch of the port P3 and the external memory.

Accordingly, when executing a read-modify-write instruction for address 000616, external memory data is read and modified, and the result is written in both the port latch of the port P3 and the external memory. If the read enabled memory is not allocated at address 000616, the read data is undefined. The undefined data is modified and written to the port latch of the port P3. The port latch data of port P3 becomes "undefined."

## (2) Overlap of an internal memory and an external memory

When the internal and the external memory are overlapped in the memory expansion mode, the internal memory is valid in this overlapped area. When the CPU writes or reads to this area, the following is performed:

- When reading data

Only the data in the internal memory is read into the CPU and the data in the external memory is not read into the CPU. However, as the read signal and address are still valid, the external memory data of the corresponding address is output to the external data bus.

- When writing data

Data is written in both the internal and the external memory.

## APPENDIX

### 3.3 Notes on use

### 3.3.7 Notes on built-in PROM

## (1) Programming adapter

To write or read data into/from the internal PROM, use the dedicated programming adapter and general-purpose PROM programmer as shown in Table 3.3.1.

Table 3.3.1 Programming adapter

| Microcomputer | Programming adapter | PROM mode |
| :---: | :---: | :---: |
| M38063E6FS | PCA4738L-80A |  |
| M38063E6FP (one-time blank) | PCA4738F-80A | 256K |
| M38063E6GP (one-time blank) | PCA4738G-80A |  |
| M38067ECAFS | PCA4738L-80A | 1M |
| $\begin{aligned} & \text { M38067ECFP } \\ & \text { (one-time blank) } \end{aligned}$ |  |  |
| M38067ECDFP (one-time blank) | PCA4738F-80A |  |
| M38067ECAFP (one-time blank) |  |  |
| M38067ECGP (one-time blank) | PCA4738G-80A |  |
| M38067ECAGP (one-time blank) |  |  |

## (2) Write and read

In PROM mode, operation is the same as that of the M5M27C256AK and the M5M27C101, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes.
Accurately set the following conditions for data write/read. Take care not to apply 21 V to Vpp pin (is also used as the CNVss pin), or the product may be permanently damaged.

- Programming voltage : 12.5 V
- Setting of programming adapter switch : refer to table 3.3.2
- Setting of PROM programmer address : refer to table 3.3.3

Table 3.3.2 Setting of programming adapter switch

| Programming adapter | SW 1 | SW 2 | SW 3 |
| :---: | :---: | :---: | :---: |
| PCA4738F-80A |  |  |  |
| PCA4738L-80A | CMOS | CMOS | OFF |
| PCA4738G-80A |  |  |  |

Table 3.3.3 Setting of PROM programmer address

| Microcomputer | PROM programmer start address | PROM programmer completion address |
| :---: | :---: | :---: |
| M38063E6FS |  |  |
| M38063E6FP | Address : 208016 (Note 1) | Address : 7FFD16 (Note 1) |
| M38063E6GP |  |  |
| M38067ECFP |  |  |
| M38067ECGP |  | Address : FFFD16 (Note 2) |
| M38067ECDFP |  |  |
| M38067ECAFS | Address : 408016 (Note 2) |  |
| M38067ECAFP |  |  |
| M38067ECAGP |  |  |

Note1: Addresses A08016 to FFFD16 in the internal PROM correspond to addresses 208016 to 7FFD16 in the ROM programmer.

2 : Addresses 408016 to FFFD16 in the internal PROM correspond to addresses 408016 to FFFD16 in the ROM programmer.

## (3) Erasing

Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537-
Ångstrom . At least $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$ are required to erase EPROM contents.

### 3.4 Countermeasures against noise

### 3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

### 3.4.1 Shortest wiring length

The wiring on a printed circuit board can be as an antenna which feeds noise into the microcomputer.
The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.
(1) Wiring for the RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm ).

## Reason

The reset works to initialize a microcomputer.
The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 3.4.1 Wiring for the RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillatorand the Vss pin of a microcomputer as short as possible.
-Separate the Vss pattern only for oscillation from other Vss patterns.


## Reason

A microcomputer's operation synchronizes with a clock generated by the oscillator (circuit). If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or program runaway.
Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

## APPENDIX

### 3.4 Countermeasures against noise


N.G.


An example of Vss patterns on the underside of a printed circuit board

Oscillator wiring


Separate the Vss line for oscillation from other V ss lines

Fig. 3.4.2 Wiring for clock I/O pins
(3) Wiring for the VPP pin of the One Time PROM version and the EPROM version
(In this microcomputer the VpP pin is also used as the CNVss pin)
Connect an approximately $5 \mathrm{k} \Omega$ resistor to the V PP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible.
Note:Even when a circuit which inclued an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the maicrocomputer operates correctly.

## Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for wiring flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal in struction codes or data are read from the built-in PROM, which may cause a program runaway.

### 3.4.2 Connection of a bypass capacitor across the Vss line and the Vcc line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:
-Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length .
-Connect a bypass capacitor across the Vss pin and the VCC pin with the shortest possible wiring.
-Use lines with a larger diameter than other signal lines for Vss line and Vcc line.


Fig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version


Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line

## APPENDIX

### 3.4 Countermeasures against noise

### 3.4.3 Wiring to analog input pins

-Connect an approximately $100 \Omega$ to $1 \mathrm{k} \Omega$ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
-Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

## Reason

Signals which is input in an analog input pin (such as an A-D converter input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.

### 3.4.4. Consideration for oscillator

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping an oscillator away from large current signal lines
Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Keeping an oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an osillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## Reason

Signal lines where potential levels change frequently (such as the CNTR pin line) may affect other lines at signal rising or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig.3.4.5 Analog signal line and a resistor and a capacitor


Fig.3.4.6 Wiring for a large current signal line


Fig.3.4.7 Wiring to a signal line where potential levels change frequently

### 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

## <Hardware>

-Connect a resistor of $100 \Omega$ or more to an I/O port inseries.

## <Software>

-As for an input port, read data several times by a program for checking whether input levels are equal or not.

- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewirte data to direction registers and pull-up control registers (only the product having it) at fixed periods.


Fig. 3.4.8 Setup for I/O ports

When a direction register is set for input port again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.

### 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.
In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

## <The main routine>

-Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
$\mathrm{N}+1 \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
-Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing count after the initial value N has been set.

- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following cases:
If the SWDT contents do not change after interrupt processing


## APPENDIX

### 3.4 Countermeasures against noise

<The interrupt processing routine>
-Decrements the SWDT contents by 1 at each interrupt processing.
-Determins that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
-Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
When the contents of the SWDT reach 0 or less by continuative decrement without initializing to the initial value N .

### 3.5 List of registers

Port Pi
b7 b6 b5 b4 b3 b2 b1 b0


Port Pi (Pi) (i = 0, 1, 2, 3, 4, 5, 6, 7, 8)
[Address : 00016, 0216, 0416, 0616, 0816, $\mathrm{OA}_{16}, 0 \mathrm{C}_{16}, 0 \mathrm{E}_{16}, 1016$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio | - In output mode Write Read $\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port Pi1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port Pi2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 | Port Pi3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port Pi4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 | Port Pis |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 | Port Pi6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 | Port Pi7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.1 Structure of Port $\mathrm{Pi}(\mathrm{i}=0,1,2,3,4,5,6,7,8)$

Port Pi direction register
b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0


Port Pi direction register (PiD) ( $\mathrm{i}=0,1,2,3,4,5,6,7,8$ )
[Address : $01_{16}, 03_{16}, 05_{16}, 07_{16}, 09_{16,} 0 \mathrm{~B}_{16}, 0 \mathrm{D}_{16}, 0 \mathrm{OF}_{16}, 11_{16]}$

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pidirection register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port Pit input mode <br> 1 : Port Pi1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode <br> 1 : Port Pi2 output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port Pis input mode <br> 1 : Port $\mathrm{Pi}_{3}$ output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | $\bigcirc$ |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | $\bigcirc$ |
| 7 |  | 0 : Port Piz input mode <br> 1 : Port Pi7 output mode | 0 | $\times$ | $\bigcirc$ |

Fig. 3.5.2 Structure of Port Pi direction register ( $\mathrm{i}=\mathbf{0}, \mathbf{1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 \text { ) }}$

## APPENDIX

### 3.5 List of registers

Transmit/Receive buffer register
b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 1816]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A transmission data is written to or a receive data is read out from this buffer register. <br> - At writing : a data is written to the transmit buffer register. <br> - At reading : a content of the receive buffer register is read out. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | O |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.3 Structure of Transmit/Receive buffer register

## Serial I/O1 status register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.4 Structure of Serial I/O1 status register

Serial I/O1 control register
b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O1 control register (SIO1CON) [Address : 1A16]

| B | Name | Function | At reset | RiW |
| :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & \hline 0: f(\mathrm{XIN}) \\ & 1: f(\mathrm{XIN}) / 4 \\ & \hline \end{aligned}$ | 0 | 0 |
| 1 | Serial I/O1 synchronous clock selection bit (SCS) | At selecting clock synchronous serial I/O <br> 0 : BRG output divided by 4 <br> 1 : External clock input At selecting UART <br> 0 : BRG output divided by 16 <br> 1 : External clock input divided by 16 | 0 | $0: 0$ |
| 2 | $\overline{\text { SRDY1 output enable bit }}$ (SRDY) | $\begin{aligned} & 0: \mathrm{I} / \mathrm{O} \text { port }(\mathrm{P} 47) \\ & 1: \overline{\text { SRDY1 output pin }} \end{aligned}$ | 0 | 0 |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Transmit buffer empty <br> 1 : Transmit shift operating completion | 0 |  |
| 4 | Transmit enable bit (TE) | 0 : Transmit disabled <br> 1 : Transmit enabled | 0 | $0: 0$ |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | $0: 0$ |
| 6 | Serial I/O1 mode selection bit (SIOM) | 0 : UART <br> 1 : Clock synchronous serial I/O | 0 | $0: 0$ |
| 7 | Serial I/O1 enable bit (SIOE) | 0 : Serial I/O1 disabled (P44-P47 : I/O port) <br> 1 : Serial I/O1 enabled (P44-P47: Serial I/O function pin) | 0 | $0: 0$ |

Fig. 3.5.5 Structure of Serial I/O1 control register


Fig. 3.5.6 Structure of UART control register

## APPENDIX

### 3.5 List of registers

## Baud rate generator



Baud rate generator (BRG) [Address : 1 $\mathrm{C}_{16}$ ]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A count value of Baud rate generator is set. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.7 Structure of Baud rate generator

Serial I/O2 control register
b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O2 control register (SIO2CON) [Address : 1D16]

| B | Name | Function | At reset | R ; W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Internal synchronous clock selection bits |  | 0 | O:O |
| 1 |  |  | 0 | $0: 0$ |
| 2 |  |  | 0 | $0: 0$ |
| 3 | Serial I/O2 port selection bit | $\begin{array}{\|l\|} \hline 0: \text { I/O port (P71, P72) } \\ 1 \text { : SouT2, ScLK2 output pin } \\ \hline \end{array}$ | 0 | $0: 0$ |
| 4 | $\overline{\text { SRDY2 }}$ output enable bit | 0 : l/O port (P73) <br> 1 : $\overline{\text { SRDY2 }}$ output pin | 0 | $0: 0$ |
| 5 | Transfer direction selection bit | 0 : LSB first <br> 1 : MSB first | 0 | $0: 0$ |
| 6 | Serial I/O2 synchronous clock selection bit | 0 : External clock <br> 1 : Internal clock | 0 | $0: 0$ |
| 7 | Nothing is allocated for this bit. This is write disabled bit. When this bit is read out, the value is " 0. ." |  | 0 | 0 : $\times$ |

Fig. 3.5.8 Structure of Serial I/O2 control register

## Serial I/O2 register



Serial I/O2 register (SIO2) [Address : 1F16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A shift register for serial transmission and reception. <br> - At transmitting : Set a transmission data. <br> - At receiving : Store a reception data. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | 0 |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.9 Structure of Serial I/O2 register

## Prescaler 12, Prescaler X, Prescaler Y



Prescaler 12 (PRE12), Prescaler X (PREX), Prescaler Y (PREY) [Address : 2016, 2416, 2616]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - The count value of each prescaler is set. <br> - The value set in this register is written to both the prescaler and the prescaler latch at the same time. <br> - When the prescaler is read out, the value (count value) of the prescaler is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.10 Structure of Prescaler 12, Prescaler X, Prescaler Y

## APPENDIX

### 3.5 List of registers

Timer 1
b7 b6 b5 b4 b3 b2 b1 b0


Timer 1 (T1) [Address : 2116]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - The count value of the Timer 1 is set. <br> - The value set in this register is written to both the Timer 1 and the Timer 1 latch at the same time. <br> - When the Timer 1 is read out, the value (count value) of the Timer 1 is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 0 | $\bigcirc$ | O |
| 4 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.11 Structure of Timer 1


Fig. 3.5.12 Structure of Timer 2, Timer X, Timer Y

Timer XY mode register


Timer XY mode register (TM) [Address : 2316]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Timer X operating mode | $\begin{array}{l}\text { b1 b0 bo Timer mode } \\ 0 \\ 0 \\ 0\end{array} 1:$ Pulse output mode |  |  |  |
| 1 | $0:$ Event counter mode |  |  |  |  |
| 1 | $1:$ Pulse width measurement mode |  |  |  |  |$)$

Fig. 3.5.13 Structure of Timer XY mode register

Table. 3.5.1 Function of CNTRo/CNTR1 edge switch bit

| Operating mode of Timer X/Timer Y | Function of CNTRo/CNTR1 edge switch bit (bits 2 and 6) |  |
| :---: | :---: | :---: |
| Timer mode | "0" | - Generation of CNTRo/CNTR1 interrupt request : Falling edge (No effect on timer count) |
|  | "1" | - Generation of CNTRo/CNTR1 interrupt request : Rising edge (No effect on timer count) |
| Pulse output mode | "0" | - Start of pulse output : From "H" level <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Start of pulse output : From "L" level <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |
| Event counter mode | "0" | - Timer X/Timer Y : Count of rising edge <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Timer X/Timer Y: Count of falling edge <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |
| Pulse width measurement mode | "0" | - Timer X/Timer Y : Measurement of "H" level width <br> - Generation of CNTRo/CNTR1 interrupt request : Falling edge |
|  | "1" | - Timer X/Timer Y : Measurement of "L" level width <br> - Generation of CNTRo/CNTR1 interrupt request : Rising edge |

## APPENDIX

### 3.5 List of registers

## AD/DA control register



AD/DA control register (ADCON) [Address : 3416]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin selection bits | 000 : P6o/ANo 001 : P61/AN 1 010 : P62/AN2 011 : P63/AN3 100 : P64/AN4 101 : P65/AN5 110 : P66/AN6 111 : $\mathrm{P} 67 / \mathrm{AN}_{7}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | 0 | O | 0 |
| 2 |  |  | 0 | O | 0 |
| 3 | AD conversion completion bit | 0 : Conversion in progress <br> 1 : Conversion completed | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0. ." |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | 0 | $\times$ |
| 6 | DA1 output enable bit | 0 : DA 1 output disable <br> 1 : DA $A_{1}$ output enable | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | DA2 output enable bit | 0 : DA2 output disabled <br> 1 : DA2 output enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.14 Structure of AD/DA control register


Fig. 3.5.15 Structure of A-D conversion register

## D-A1 conversion register, D-A2 conversion register



D-A1 conversion register (DA1), D-A2 conversion register (DA2)
[Address : 3616, 3716]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | An output value of each D-A converter is set. | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 0 | $\bigcirc$ | O |
| 2 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 0 | $\bigcirc$ | O |
| 6 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.16 Structure of D-A 1 conversion, D-A 2 conversion register

Interrupt edge selection register
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt edge selection register (INTEDGE) [Address : 3A16]

| B | Name | Function | At reset | R 'W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | 0 O 0 |
| 1 | INT1 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | 0 O: |
| 2 | Nothing is allocated When this bit is read | This is a write disabled bit. value is " 0 ." | 0 | $\bigcirc$ - $\times$ |
| 3 | INT2 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | 0 O 0 |
| 4 | INT3 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | 0 O 0 |
| 5 | INT4 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | 0 |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ." |  | 0 | O: O |

Fig. 3.5.17 Structure of Interrupt edge selection register

## APPENDIX

### 3.5 List of registers

## CPU mode register

b7 b6 b5 b4 b3 b2 b1 b0

*An initial value of bit 1 is determined by a level of the CNVss pin.

Fig. 3.5.18 Structure of CPU mode register

## APPENDIX

3.5 List of registers

Interrupt request register 1


Interrupt request reigster 1 (IREQ1) [Address : 3C ${ }_{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 1 | INT ${ }_{1}$ interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 2 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 3 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 4 | Timer X interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | 0 | * |
| 5 | Timer Y interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | O | * |
| 6 | Timer 1 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |
| 7 | Timer 2 interrupt request bit | 0 : No interrupt request <br> 1 : Interrupt request | 0 | $\bigcirc$ | * |

* " 0 " is set by software, but not " 1 ."

Fig. 3.5.19 Structure of Interrupt request register 1

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request reigster 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | CNTRo interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 1 | CNTR1 interrupt request bit | $0:$ : No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 2 | Serial I/O2 interrupt request <br> bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 3 | INT2 interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 4 | INT $_{3}$ interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 5 | INT $_{4}$ interrupt request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 6 | AD conversion interrupt <br> request bit | $0:$ No interrupt request <br> $1:$ Interrupt request | 0 | $\circ$ | $*$ |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. <br> When this bit is read out, the value is "0." | 0 | $\circ$ | $\times$ |  |

* " 0 " is set by software, but not " 1 ."

Fig. 3.5.20 Structure of Interrupt request register 2

## APPENDIX

### 3.5 List of registers

Interrupt control register 1


Interrupt control register 1 (ICON1) [Address : 3E16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | INT ${ }_{1}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Serial I/O1 receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 3 | Serial I/O1 transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer 2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |

Fig. 3.5.21 Structure of Interrupt control register 1

## Interrupt control register 2



Interrupt control reigster 2 (ICON2) [Address : 3F16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | INT 2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 4 | $\mathrm{NNT}_{3}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 5 | $\mathrm{INT}_{4}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Fix this bit to "0." |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.22 Structure of Interrupt control register 2

### 3.6 Mask ROM ordering method <br> GZZ-SH03-63B<07B0>

| Mask ROM number |  |
| :--- | :--- |

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC




* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38062M3-XXXFP $\square$ M38062M3-XXXGP

Checksum code for entire EPROM
 (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016 ${ }_{\text {16 }} \begin{aligned} & \text { Product name } \\ & \text { AsCli code }\end{aligned}$ | 000016 ${ }^{16} \begin{aligned} & \text { Product name } \\ & \text { AsCli code: }\end{aligned}$ |
| 000F16 'м38062M3-' | 000F ${ }_{16}$ 'M38062M3-' |
| 001016 <br> 507F ${ }_{16}$ |  |
| $508016 \underset{\substack{\text { data } \\ \text { ROM } 12158 \text { bytes }}}{ }$ | D08016 $\begin{array}{c}\text { data } \\ \text { ROM } 12158 ~ b y t e s ~\end{array}$ |
|  |  |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF 16 ".
(2) The ASCII codes of the product name "M38062M3-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to $000 \mathrm{~F}_{16}$. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address D08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD${ }_{16}$.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH03-63B<07B0>
Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38062M3-' | . BYTE $\triangle$ 'M38062M3-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M3-XXXFP, 80P6S for M38062M3-XXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3DXXXFP MITSUBISHI ELECTRIC



|  | Customer | Company name |  | TEL |  |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | $\begin{gathered} \text { Date } \\ \text { issued } \\ \hline \end{gathered}$ | Date: |  |  |  |  |  |

* 1. Confirmation

Specify the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM


EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016  <br> $000 \mathrm{~F}_{16}$ Product name <br> ASII code: <br> AM38062M3D' |  |
| $0010_{16}$ <br> 507F ${ }_{16}$ |  |
| 508016 <br> ROM 12158 bytes | D08016 data <br> ROM 12158 bytes |
| 7FFD16 <br> 7FFE ${ }_{16}$ <br> 7FFF ${ }_{16}$ | FFFD $_{16}$ FFFE $_{16}$ FFFF $_{16}$ |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38062M3D" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address D08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD 16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | 'D' = 4416 |
| 000116 | $' 3$ ' = 3316 | 000916 | FF16 |
| 000216 | '8' = 3816 | 000A16 | $\mathrm{FF}_{16}$ |
| 000316 | '0' = 3016 | 000B16 | FF ${ }_{16}$ |
| 000416 | $' 6$ ' = 3616 | 000C16 | FF16 |
| 000516 | '2' = 3216 | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | $0^{000} \mathrm{E}_{16}$ | FF16 |
| 000716 | $' 3$ ' = 3316 | 000F16 | FF16 |

### 3.6 Mask ROM ordering method

GZZ-SH04-80B<16A0>

## Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M3DXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38062M3D' | . BYTE $\triangle$ 'M38062M3D' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M3DXXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?Ceramic resonatorQuartz crystalExternal clock inputOther ( )
At what frequency? $\square$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip mode
$\square$ Memory expansion modeMicroprocessor mode

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4-XXXFP/GP MITSUBISHI ELECTRIC 

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38062M4-XXXFP $\square$ M38062M4-XXXGP

Checksum code for entire EPROM

(hexadecimal notation)
EPROM type (indicate the type used)

| $\square 27256$ | $\square 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016 $\begin{gathered}\text { Product name } \\ \text { ASClI code }\end{gathered}$ | 000016 $\begin{gathered}\text { Product name } \\ \text { ASClI code }\end{gathered}$ |
| 000F16 'm38062M4-' | 000F ${ }_{16}$ 'M38062M4-' |
| 001016 <br> 407F ${ }_{16}$ |  |
| $\begin{array}{c\|c\|l\|l\|} \text { 40/ } \\ 408016 \\ & \begin{array}{c} \text { data } \\ \text { ROM } 16254 \text { bytes } \end{array} \end{array}$ | $\begin{array}{c\|cc\|} \hline \text { C08016 } \\ 16254 \text { bytes } \end{array}$ |
|  |  FFFD $_{16}$ <br> FFFE $_{16}$ ROM 16254 bytes <br>   <br> FFFF $_{16}$  |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38062M4-" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD 16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | ${ }^{\prime}-{ }^{\prime}=2 \mathrm{D}_{16}$ |
| 000116 | $' 3$ ' = 3316 | 000916 | $\mathrm{FF}_{16}$ |
| 000216 | '8' = 3816 | $000 \mathrm{~A}_{16}$ | $\mathrm{FF}_{16}$ |
| 000316 | $' 0$ ' = 3016 | 000B16 | $\mathrm{FF}_{16}$ |
| 000416 | '6' = 3616 | 000C16 | FF16 |
| 000516 | $' 2 '=3216$ | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | $\mathrm{FF}_{16}$ |
| 000716 | '4' = 3416 | 000F16 | $\mathrm{FF}_{16}$ |

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH04-26B<13B0>
Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38062M4-' | . BYTE $\triangle$ 'M38062M4-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M4-XXXFP, 80P6S for M38062M4-XXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38062M4DXXXFP MITSUBISHI ELECTRIC

| $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{0} \\ & \stackrel{0}{2} \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016 ${ }^{\text {Pren }}$ Product name | $000016{ }^{\text {Preat }}$ Product name |
| 000F ${ }_{16}$ 'M38062M4D' | $0^{000 F_{16}}{ }^{\text {a }}$ 'M38062M4D' |
| 0010 ${ }^{16}$ <br> 407F16 | 001016 <br> C07F ${ }_{16}$ |
| $408016 \underset{\substack{\text { data } \\ \text { ROM } 16254 \text { butes }}}{ }$ |  |
| 7FFD ${ }_{16}$ ROM 16254 bytes | $\mathrm{FFFD}_{16} \mathrm{R}^{\text {ROM } 16254 \text { by }}$ |
| 7FFE ${ }_{16}$ <br> 7FFF ${ }_{16}$ | FFFE $_{16}$ <br> FFFF $_{16}$ |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38062M4D" must be entered in addresses 000016 to $0008{ }_{16}$. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses FFFC 16 and FFFD16.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH04-81B<16A0>

## 740 FAMILY MASK ROM CONFIRMATION FORM <br> SINGLE-CHIP MICROCOMPUTER M38062M4DXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle} \triangle$ M38062M4D' | . BYTE $^{\triangle}$ 'M38062M4D' $^{\prime}$ |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38062M4DXXXFP) and attach it to the mask ROM confirmation form.
*3. Usage conditions
Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC 

| $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbb{O}} \\ & \stackrel{0}{\mathbb{O}} \\ & \hline \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38063M6-XXXFP $\square$ M38063M6-XXXGP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
|  |  |
| 001016 <br> 207F ${ }_{16}$ | 001016 <br> A07F ${ }_{16}$ |
| $\begin{array}{c\|c\|} 208016 & \text { data } \\ & \text { ROM } 24446 \text { bytes } \end{array}$ | $\begin{array}{\|c\|c\|} \text { A08016 } & \text { data } \\ \hline \text { ROM } 24446 \text { bytes } \\ \hline \end{array}$ |
| 7FFD16 <br> 7FFE ${ }_{16}$ <br> 7FFF ${ }_{16}$ | FFFD $_{16}$ FFFE $_{16}$ FFFF $_{16}$ |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38063M6-" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFD}_{16}$.

## APPENDIX

### 3.6 Mask ROM ordering method

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38063M6-' | . BYTE $\triangle$ 'M38063M6-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.
*2. Mark specification
Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6-XXXFP, 80P6S for M38063M6-XXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?

| $\square$ Ceramic resonator | $\square$ Quartz crystal |
| :---: | :--- |
| $\square$ External clock input | $\square$ Other ( ) |
| At what frequency? | $\mathrm{f}(\mathrm{XiN})=\square \mathrm{MHz}$ |

(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38063M6AXXXFP $\square$ M38063M6AXXXGP $\square$ M38063M6AXXXHP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
|  |  |
| 001016 <br> 207F 16 | 001016 <br> A07F ${ }_{16}$ |
| $\begin{array}{c\|c\|} 208016 & \text { data } \\ & \text { ROM } 24446 \text { bytes } \end{array}$ | $\begin{array}{c\|c} \text { A08016 } & \begin{array}{c} \text { data } \\ \\ \\ \text { ROM } 24446 \text { bytes } \end{array} \end{array}$ |
| 7FFE <br> 7FFF16 | FFFD 16 <br> FFFF $_{16}$ |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38063M6A" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFD}_{16}$.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | ' A ' = 4116 |
| 000116 | $' 3$ ' = 3316 | 000916 | FF16 |
| 000216 | '8' = 3816 | 000A16 | FF16 |
| 000316 | $' 0$ ' = 3016 | 000B16 | $\mathrm{FF}_{16}$ |
| 000416 | $' 6$ ' $=3616$ | 000C16 | FF16 |
| 000516 | $' 3$ ' = 3316 | 000D16 | FF16 |
| 000616 | 'M'= 4D16 | 000E16 | FF16 |
| 000716 | $' 6$ ' = 3616 | 000F16 | FF16 |

## APPENDIX

### 3.6 Mask ROM ordering method

## 740 FAMILY MASK ROM CONFIRMATION FORM

 SINGLE-CHIP MICROCOMPUTER M38063M6AXXXFP/GP/HP MITSUBISHI ELECTRICWe recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | $\begin{gathered} *=\triangle \$ 8000 \\ . \text { BYTE }^{\star} \triangle \text { 'M38063M6A' } \end{gathered}$ | $\begin{gathered} *=\triangle \$ 0000 \\ . \text { BYTE } \triangle \text { 'M38063M6A' } \end{gathered}$ |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6AXXXFP, 80P6S for M38063M6AXXXGP, 80P6D for M38063M6AXXXHP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6DXXXFP MITSUBISHI ELECTRIC




* 1. Confirmation

Specify the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM


EPROM type (indicate the type used)

| $\square 27256$ | $\square 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
|  |  |
| 001016 <br> 207F ${ }_{16}$ | 001016 <br> A07F ${ }_{16}$ |
| $\begin{array}{\|c\|c\|} \hline 208016 & \begin{array}{c} \text { data } \\ \\ \text { 7FFD } \\ \end{array} \text { ROM } 2446 \text { bytes } \\ \hline \end{array}$ | $\begin{array}{c\|c} \text { A08016 } & \begin{array}{c} \text { data } \\ \\ \text { FOM } 2446 \text { bytes } \end{array} \end{array}$ |
|  |  |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38063M6D" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFD}_{16}$.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | 'D' = 4416 |
| 000116 | $' 3$ ' = 3316 | 000916 | FF16 |
| 000216 | '8' = 3816 | $000 \mathrm{~A}_{16}$ | $\mathrm{FF}_{16}$ |
| 000316 | $' 0$ ' = 3016 | 000B16 | FF16 |
| 000416 | '6' = 3616 | 000C16 | FF16 |
| 000516 | $' 3$ ' = 3316 | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | '6' = 3616 | 000F16 | $\mathrm{FF}_{16}$ |

## APPENDIX

3.6 Mask ROM ordering method

GZZ-SH04-72B<15A0>

## Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38063M6DXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38063M6D' | .${ }^{\text {BYTE }} \triangle$ 'M38063M6D' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38063M6DXXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?Ceramic resonatorQuartz crystalExternal clock inputOther ( )

At what frequency? $\square$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8-XXXFP/GP MITSUBISHI ELECTRIC

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |


| * | Customer | Company name |  | TEL |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38067M8-XXXFP $\quad \square$ M38067M8-XXXGP

Checksum code for entire EPROM


EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067M8-" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 808016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD 16.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH04-87B<17B0>
Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM <br> SINGLE-CHIP MICROCOMPUTER M38067M8-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38067M8-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067M8-XXXFP, 80P6S for M38067M8-XXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonator
$\square \quad$ Quartz crystal
$\square$ External clock inputOther ( )
At what frequency?
$\mathrm{f}(\mathrm{XIN})=\square$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8AXXXFP/GP MITSUBISHI ELECTRIC




* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38067M8AXXXFP $\quad \square$ M38067M8AXXXGP

Checksum code for entire EPROM

(hexadecimal notation)
EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067M8A" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 808016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD 16.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH07-63B<36B0>
Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8AXXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle} \triangle$ M38067M8A' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067M8AXXXFP, 80P6S for M38067M8AXXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection:
(1) How will you use the Xin-Xout oscillator?Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8DXXXFP MITSUBISHI ELECTRIC




* 1. Confirmation

Specify the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM


EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067M8D" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 808016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD${ }_{16}$.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH04-89B<17A0>
Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067M8DXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle} \triangle^{\prime}$ M38067M8D' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067M8DXXXFP) and attach it to the mask ROM confirmation form.
*3. Usage conditions
Please answer the following questions about usage for use in our product inspection:
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonator
$\square \quad$ Quartz crystal
$\square$ External clock inputOther ( )
At what frequency?
$\mathrm{f}(\mathrm{XIN})=\square$ MHz
(2) In which operation mode will you use your microcomputer?Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MC-XXXFP/GP MITSUBISHI ELECTRIC

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :
$\square \quad$ M38067MC-XXXFP
$\square$ M38067MC-XXXGP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067MC-" must be entered in addresses $0000_{16}$ to 000816. And set the data "FF16" in addresses 000916 to 000F ${ }_{16}$. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 408016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD 16.

## APPENDIX

### 3.6 Mask ROM ordering method

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MC-XXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle$ 'M38067MC-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067MC-XXXFP, 80P6S for M38067MC-XXXGP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MCAXXXFP/GP MITSUBISHI ELECTRIC 

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name: $\square$ M38067MCAXXXFP $\quad \square$ M38067MCAXXXGP
Checksum code for entire EPROM

(hexadecimal notation)
EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067MCA" must be entered in addresses 000016 to 000816 . And set the data "FF 16 " in addresses 000916 to $000 \mathrm{~F}_{16}$. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 408016 to FFFD16. The reset vector is stored in addresses FFFC 16 and FFFD16.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH07-66B<36A0>

## Mask ROM number

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MCAXXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle} \triangle$ 'M38067MCA' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067MCAXXXFP, 80P6S for M38067MCAXXXGP) and attach it to the mask ROM confirmation form.
*3. Usage conditions
Please answer the following questions about usage for use in our product inspection:
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38067MCDXXXFP MITSUBISHI ELECTRIC 

| $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbb{O}} \\ & \stackrel{0}{\mathbb{O}} \\ & \hline \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM


EPROM type (indicate the type used)

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38067MCD" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses $0001_{16}$ to 000F 16 . The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address 408016 to FFFD16. The reset vector is stored in addresses $\mathrm{FFFC}_{16}$ and FFFD${ }_{16}$.

## APPENDIX

### 3.6 Mask ROM ordering method

GZZ-SH07-54B<35A0>

## 740 FAMILY MASK ROM CONFIRMATION FORM <br> SINGLE-CHIP MICROCOMPUTER M38067MCDXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27512 |
| :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle}{ }^{\prime}$ M38067MCD' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38067MCDXXXFP) and attach it to the mask ROM confirmation form.
*3. Usage conditions
Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther (
)
At what frequency?
$f(X i n)=$ $\qquad$ MHz
(2) In which operation mode will you use your microcomputer?
Single-chip modeMemory expansion modeMicroprocessor mode

* 4. Comments


### 3.7 Mark specification form

80P6N (80-PIN QFP) MARK SPECIFICATION FORM

## Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi Catalog Name

C. Special Mark Required


Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7 -digit) and mask ROM number (3-digit) are always marked.
2 : If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

## Special logo required



The standard Mitsubishi font is used for all characters except for a logo.

## APPENDIX

### 3.7 Mark specification form

80P6S (80-PIN
80P6D (80-PIN
QFP) MARK SPECIFICATION FORM
Fine-pitch QFP)

Mitsubishi IC catalog name $\square$
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi IC Catalog Name


Customer's Parts Number
Note : The fonts and size of characters are standard Mitsubishi type.
Mitsubishi IC catalog name
Note1 : The mark field should be written right aligned.
2 : The fonts and size of characters are standard Mitsubishi type.
3 : Customer's parts number can be up to 10 alphanumeric characters for capital letters, hyphens, commas, periods and so on.
4 : If the Mitsubishi logo \& is not required, check the box below.
\&Mitsubishi logo is not required


5 :The allocation of Mitsubishi IC catalog name and Mitsubishl product number is different on the package owing to the number of Mitsubishi IC catalog name's characters, and the requiring Mitsubishi logo $\&$ or not.
C. Special Mark Required


Note1: If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number ( 6 -digit, or 7 -digit) and Mask ROM number (3-digit) are always marked for sorting the products.
2:If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required


### 3.8 Package outline

80P6N-A

| EIAJ Package Code | JEDEC Code | Weight (g) | Lead Material |
| :---: | :---: | :---: | :---: |
| QFP80-P-1420-0.80 | - | 1.58 | Alloy 42 |

Scale: 2/1


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| $\mathrm{A}_{1}$ | - | - | 3.05 |
| $\mathrm{~A}_{1}$ | 0 | 0.1 | 0.2 |
| $\mathrm{~A}_{2}$ | - | 2.8 | - |
| b | 0.3 | 0.35 | 0.45 |
| C | 0.13 | 0.15 | 0.2 |
| D | 13.8 | 14.0 | 14.2 |
| E | 19.8 | 20.0 | 20.2 |
| e | - | 0.8 | - |
| $\mathrm{HD}_{\mathrm{D}}$ | 16.5 | 16.8 | 17.1 |
| $\mathrm{HE}_{\mathrm{E}}$ | 22.5 | 22.8 | 23.1 |
| L | 0.4 | 0.6 | 0.8 |
| $\mathrm{~L}_{1}$ | - | 1.4 | - |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| $\mathrm{b}_{2}$ | - | 0.5 | - |
| $\mathrm{I}_{2}$ | 1.3 | - | - |
| $\mathrm{MD}_{\mathrm{D}}$ | - | 14.6 | - |
| $\mathrm{ME}_{\mathrm{E}}$ | - | 20.6 | - |

80P6S-A
Plastic 80pin $14 \times 14 \mathrm{~mm}$ body QFP


## APPENDIX

80D0

| EIAJ Package Code | JEDEC Code | Weight (g) |
| :---: | :---: | :---: |
| - | - |  |

Scale : 2/1


80P6D-A
Plastic 8Opin $12 \times 12 \mathrm{~mm}$ body LQFP


### 3.9 List of instruction codes

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | BRK | $\begin{gathered} \text { ORA } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { JSR } \\ \text { ZP, IND } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{ZP} \end{aligned}$ | PHP | ORA <br> IMM | $\begin{gathered} \text { ASL } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 0, A \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 0, \mathrm{ZP} \end{aligned}$ |
| 0001 | 1 | BPL | $\begin{gathered} \text { ORA } \\ \text { IND, } Y \end{gathered}$ | CLT | $\begin{aligned} & \mathrm{BBC} \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP. X } \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 0, \mathrm{ZP} \end{aligned}$ | CLC | $\left\|\begin{array}{c} \text { ORA } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | $\begin{gathered} \text { DEC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 0, A \end{aligned}$ | - | $\left\|\begin{array}{c} \text { ORA } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{gathered} \text { ASL } \\ \text { ABS, } X \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 0, \mathrm{ZP} \end{aligned}$ |
| 0010 | 2 | $\begin{aligned} & \text { JSR } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { JSR } \\ & \text { SP } \end{aligned}$ | $\begin{aligned} & \mathrm{BBS} \\ & 1, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \mathrm{ROL} \\ & \mathrm{ZP} \end{aligned}$ | $\begin{aligned} & \mathrm{BBS} \\ & 1, \mathrm{ZP} \end{aligned}$ | PLP | AND IMM | $\begin{gathered} \mathrm{ROL} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 1, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { BIT } \\ \text { ABS } \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \mathrm{ROL} \\ & \mathrm{ABS} \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 1, \mathrm{ZP} \end{aligned}$ |
| 0011 | 3 | BMI | $\begin{aligned} & \text { AND } \\ & \text { IND, } Y \end{aligned}$ | SET | $\begin{aligned} & \mathrm{BBC} \\ & 1, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { AND } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{ROL} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 1, \mathrm{ZP} \end{aligned}$ | SEC | $\left\|\begin{array}{c} \text { AND } \\ \text { ABS, } Y \end{array}\right\|$ | $\begin{gathered} \text { INC } \\ \text { A } \end{gathered}$ | CLB | $\begin{gathered} \text { LDM } \\ \text { ZP } \end{gathered}$ | $\begin{array}{\|c\|} \text { AND } \\ \text { ABS, } \end{array}$ | $\begin{array}{\|c} \mathrm{ROL} \\ \mathrm{ABS}, \mathrm{X} \end{array}$ | $\begin{gathered} \text { CLB } \\ 1, \mathrm{ZP} \end{gathered}$ |
| 0100 | 4 | RTI | $\begin{aligned} & \text { EOR } \\ & \text { IND, } X \end{aligned}$ | STP | $\begin{aligned} & \text { BBS } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { COM } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \mathrm{BBS} \\ & 2, \mathrm{ZP} \end{aligned}$ | PHA | $\begin{aligned} & \text { EOR } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { LSR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { EOR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 2, Z P \end{aligned}$ |
| 0101 | 5 | BVC | $\begin{aligned} & \text { EOR } \\ & \text { IND, } Y \end{aligned}$ | - | $\begin{aligned} & \mathrm{BBC} \\ & 2, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { EOR } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 2, \mathrm{ZP} \end{aligned}$ | CLI | $\left\lvert\, \begin{gathered} \text { EOR } \\ \text { ABS, } Y \end{gathered}\right.$ | - | $\begin{aligned} & \text { CLB } \\ & 2, A \end{aligned}$ | - | $\begin{array}{\|c} \text { EOR } \\ \text { ABS, } x \end{array}$ | $\begin{gathered} \text { LSR } \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0110 | 6 | RTS | $\begin{gathered} \text { ADC } \\ \text { IND, } X \end{gathered}$ | $\begin{aligned} & \text { MUL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 3, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { TST } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { ADC } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \mathrm{BBS} \\ & 3, \mathrm{ZP} \end{aligned}$ | PLA | ADC <br> IMM | $\begin{gathered} \text { ROR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 3, A \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { IND } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 0111 | 7 | BVS | $\begin{gathered} \text { ADC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{aligned} & \mathrm{BBC} \\ & 3, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { ADC } \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 3, \mathrm{ZP} \end{aligned}$ | SEI | $\left\|\begin{array}{c} A D C \\ A B S, Y \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{~A} \end{aligned}$ | - | $\left\lvert\, \begin{gathered} A D C \\ A B S, X \end{gathered}\right.$ | $\begin{gathered} \text { ROR } \\ \text { ABS, } x \end{gathered}$ | $\begin{gathered} \text { CLB } \\ 3, \mathrm{ZP} \end{gathered}$ |
| 1000 | 8 | BRA | $\begin{gathered} \text { STA } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { RRF } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 4, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 4, Z P \end{aligned}$ | DEY | - | TXA | $\begin{aligned} & \text { SEB } \\ & 4, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 4, Z P \end{aligned}$ |
| 1001 | 9 | BCC | $\begin{gathered} \text { STA } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \mathrm{BBC} \\ 4, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \mathrm{ZP}, \mathrm{Y} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 4, \mathrm{ZP} \end{aligned}$ | TYA | $\left\lvert\, \begin{gathered} \text { STA } \\ \text { ABS, } Y \end{gathered}\right.$ | TXS | $\begin{aligned} & \text { CLB } \\ & 4, A \end{aligned}$ | - | $\begin{array}{\|c} \text { STA } \\ \text { ABS, } X \end{array}$ | - | $\begin{aligned} & \text { CLB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1010 | A | LDY <br> IMM | $\begin{aligned} & \text { LDA } \\ & \text { IND, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { IMM } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 5, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { LDY } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { LDA } \\ & 7 P \end{aligned}$ | $\begin{gathered} \text { LDX } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 5, \mathrm{ZP} \end{aligned}$ | TAY | $\begin{aligned} & \text { LDA } \\ & \text { IMM } \end{aligned}$ | TAX | $\begin{aligned} & \text { SEB } \\ & 5, A \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1011 | B | BCS | $\begin{aligned} & \text { LDA } \\ & \text { IND, } Y \end{aligned}$ | $\begin{gathered} \mathrm{JMP} \\ \mathrm{ZP}, \mathrm{IND} \end{gathered}$ | $\begin{aligned} & \mathrm{BBC} \\ & 5, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP. } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP, } \mathrm{Y} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 5, \mathrm{ZP} \end{aligned}$ | CLV | $\left\lvert\, \begin{gathered} \text { LDA } \\ \text { ABS, } Y \end{gathered}\right.$ | TSX | $\begin{aligned} & \text { CLB } \\ & 5, A \end{aligned}$ | $\left\|\begin{array}{c} \text { LDY } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{gathered} \text { LDA } \\ \text { ABS, } X \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \text { ABS, } Y \end{gathered}$ | $\begin{gathered} \text { CLB } \\ 5, \mathrm{ZP} \end{gathered}$ |
| 1100 | C | CPY <br> IMM | $\begin{gathered} \text { CMP } \\ \text { IND, } X \end{gathered}$ | WIT | $\begin{aligned} & \text { BBS } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { CMP } \\ \text { ZP } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 6, \mathrm{ZP} \end{aligned}$ | INY | $\begin{aligned} & \text { CMP } \\ & \text { IMM } \end{aligned}$ | DEX | $\begin{aligned} & \text { SEB } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1101 | D | BNE | $\begin{aligned} & \text { CMP } \\ & \text { IND, } Y \end{aligned}$ | - | $\begin{gathered} \mathrm{BBC} \\ 6, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { CMP } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 6, \mathrm{ZP} \end{aligned}$ | CLD | $\left\|\begin{array}{c} \text { CMP } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & 6, A \end{aligned}$ | - | $\left\|\begin{array}{c} \text { CMP } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{gathered} \mathrm{DEC} \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { CLB } \\ 6, \mathrm{ZP} \end{gathered}$ |
| 1110 | E | CPX <br> IMM | $\begin{gathered} \text { SBC } \\ \text { IND, } X \end{gathered}$ | $\begin{aligned} & \text { DIV } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 7, A } \end{aligned}$ | $\begin{gathered} \text { CPX } \\ \text { ZP } \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 7, \mathrm{ZP} \end{aligned}$ | INX | $\begin{aligned} & \text { SBC } \\ & \text { IMM } \end{aligned}$ | NOP | $\begin{aligned} & \text { SEB } \\ & 7, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 7, \mathrm{ZP} \end{aligned}$ |
| 1111 | F | BEQ | $\begin{gathered} \text { SBC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{aligned} & \mathrm{BBC} \\ & 7, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 7, \mathrm{ZP} \end{aligned}$ | SED | $\left\|\begin{array}{c} S B C \\ A B S, Y \end{array}\right\|$ | - | CLB | - | $\begin{gathered} \mathrm{SBC} \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ | $\begin{array}{\|c} \text { INC } \\ A B S, ~ \end{array}$ | $\begin{aligned} & \text { CLB } \\ & 7, \mathrm{ZP} \end{aligned}$ |2-byte instruction1-byte instruction

## APPENDIX

### 3.10 Machine instructions

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| ADC (Note 1) (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A+M+C \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)+M+C \end{aligned}$ | Adds the carry, accumulator and memory contents. The results are entered into the accumulator. <br> Adds the contents of the memory in the address indicated by index register X , the contents of the memory specified by the addressing mode and the carry. The results are entered into the memory at the address indicated by index register X . |  |  |  | 69 | 2 | 2 |  |  |  |  |  |  | 65 | 3 | 2 |  |  |  |
| AND <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \wedge M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \wedge M \end{aligned}$ | "AND's" the accumulator and memory contents. <br> The results are entered into the accumulator. "AND's" the contents of the memory of the address indicated by index register $X$ and the contents of the memory specified by the addressing mode. The results are entered into the memory at the address indicated by index register X. |  |  |  | 29 | 2 | 2 |  |  |  |  |  |  | 25 | 3 | 2 |  |  |  |
| ASL | $\mathrm{C} \stackrel{7}{\square}{ }_{\square}^{\square} \leftarrow 0$ | Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag. |  |  |  |  |  |  | OA | 2 | 1 |  |  |  | 06 | 5 | 2 |  |  |  |
| BBC <br> (Note 4) | Ab or $\mathrm{Mb}=0$ ? | Branches when the contents of the bit specified in the accumulator or memory is " 0 ". |  |  |  |  |  |  |  |  |  | $\left\|\begin{array}{l} 13 \\ 2 \\ 2 i \end{array}\right\|$ | 4 | 2 |  |  |  | $\left\|\begin{array}{l} 17 \\ 1 \\ 2 \\ 2 i \end{array}\right\|$ | 5 | 3 |
| BBS <br> (Note 4) | Ab or $\mathrm{Mb}=1$ ? | Branches when the contents of the bit specified in the accumulator or memory is " 1 ". |  |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|c\|} \hline 03 \\ 1 \\ 2 \mathrm{i} \end{array} \right\rvert\,$ | 4 | 2 |  |  |  | $\begin{aligned} & 07 \\ & 2+ \\ & 2 i \end{aligned}$ | 5 | 3 |
| BCC <br> (Note 4) | $C=0$ ? | Branches when the contents of carry flag is " 0 ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCS <br> (Note 4) | $C=1$ ? | Branches when the contents of carry flag is "1". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BEQ } \\ & \text { (Note 4) } \end{aligned}$ | $Z=1$ ? | Branches when the contents of zero flag is " 1 ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIT | A $\wedge \mathrm{M}$ | "AND's" the contents of accumulator and memory. The results are not entered anywhere. |  |  |  |  |  |  |  |  |  |  |  |  | 24 | 3 | 2 |  |  |  |
| BMI <br> (Note 4) | $N=1$ ? | Branches when the contents of negative flag is "1". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE <br> (Note 4) | $\mathrm{Z}=0$ ? | Branches when the contents of zero flag is " 0 ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BPL <br> (Note 4) | $N=0$ ? | Branches when the contents of negative flag is "0". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRA | $\mathrm{PC} \leftarrow \mathrm{PC} \pm$ offset | Jumps to address specified by adding offset to the program counter. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK | $\begin{aligned} & \mathrm{B} \leftarrow 1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PS} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{PCL} \leftarrow \mathrm{ADL} \\ & \mathrm{PCH} \leftarrow \mathrm{ADH} \end{aligned}$ | Executes a software interrupt. | 00 | 7 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| BVC <br> (Note 4) | $V=0$ ? | Branches when the contents of overflow flag is " 0 ". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVS <br> (Note 4) | $V=1 ?$ | Branches when the contents of overflow flag is "1". |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLB | Ab or $\mathrm{Mb} \leftarrow 0$ | Clears the contents of the bit specified in the accumulator or memory to "0". |  |  |  |  |  |  |  |  |  | $\left\|\begin{array}{c} 1 B \\ 2 i \\ 2 i \end{array}\right\|$ | 2 | 1 |  |  |  | $\left\lvert\, \begin{aligned} & 1 \mathrm{~F} \\ & \stackrel{1}{2 i} \\ & \hline \end{aligned}\right.$ | 5 | 2 |
| CLC | $C \leftarrow 0$ | Clears the contents of the carry flag to " 0 ". | 18 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLD | $D \leftarrow 0$ | Clears the contents of decimal mode flag to "0". | D8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLI | $1 \leftarrow 0$ | Clears the contents of interrupt disable flag to "0". | 58 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLT | $\mathrm{T} \leftarrow 0$ | Clears the contents of index X mode flag to "0". | 12 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLV | $\mathrm{V} \leftarrow 0$ | Clears the contents of overflow flag to " 0 ". | B8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CMP <br> (Note 3) | $\begin{aligned} & \text { When } T=0 \\ & A-M \\ & \text { When } T=1 \\ & M(X)-M \end{aligned}$ | Compares the contents of accumulator and memory. <br> Compares the contents of the memory specified by the addressing mode with the contents of the address indicated by index register X . |  |  |  | C9 | 2 | 2 |  |  |  |  |  |  | C5 | 3 | 2 |  |  |  |
| COM | $\mathrm{M} \leftarrow \overline{\mathrm{M}}$ | Forms a one's complement of the contents of memory, and stores it into memory. |  |  |  |  |  |  |  |  |  |  |  |  | 44 | 5 | 2 |  |  |  |
| CPX | X-M | Compares the contents of index register X and memory. |  |  |  | E0 | 2 | 2 |  |  |  |  |  |  | E4 | 3 | 2 |  |  |  |
| CPY | Y - M | Compares the contents of index register Y and memory. |  |  |  | CO | 2 | 2 |  |  |  |  |  |  | C4 | 3 | 2 |  |  |  |
| DEC | $\begin{aligned} & A \leftarrow A-1 \text { or } \\ & M \leftarrow M-1 \end{aligned}$ | Decrements the contents of the accumulator or memory by 1 . |  |  |  |  |  |  | 1A | 2 | 1 |  |  |  | C6 | 5 | 2 |  |  |  |
| DEX | $\mathrm{X} \leftarrow \mathrm{X}-1$ | Decrements the contents of index register X by 1 . | CA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEY | $Y \leftarrow Y-1$ | Decrements the contents of index register Y by 1 . | 88 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DIV | $\begin{aligned} & A \leftarrow(M(z z+X+1), \\ & M(z z+X)) / A \\ & M(S) \leftarrow 1 \text { 's complememt } \\ & \text { of Remainder } \\ & S \leftarrow S-1 \end{aligned}$ | Divides the 16 -bit data that is the contents of $M(z z+x+1)$ for high byte and the contents of $M(z z+x)$ for low byte by the accumulator. Stores the quotient in the accumulator and the 1's complement of the remainder on the stack. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EOR <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \forall M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \forall M \end{aligned}$ | "Exclusive-ORs" the contents of accumulator and memory. The results are stored in the accumulator. <br> "Exclusive-ORs" the contents of the memory specified by the addressing mode and the contents of the memory at the address indicated by index register $X$. The results are stored into the memory at the address indicated by index register X . |  |  |  | 49 | 2 | 2 |  |  |  |  |  |  | 45 | 3 | 2 |  |  |  |
| INC | $\begin{aligned} & A \leftarrow A+1 \text { or } \\ & M \leftarrow M+1 \end{aligned}$ | Increments the contents of accumulator or memory by 1 . |  |  |  |  |  |  | 3A | 2 | 1 |  |  |  | E6 | 5 | 2 |  |  |  |
| INX | $X \leftarrow X+1$ | Increments the contents of index register X by 1. | E8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INY | $Y \leftarrow Y+1$ | Increments the contents of index register Y by 1. | C8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Processor status register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ZP, X |  |  | ZP, Y |  |  | ABS |  |  | ABS, X |  |  | ABS, Y |  |  | IND |  |  | ZP, IND |  |  | IND, X |  |  | IND, Y |  |  | REL |  |  | SP |  |  | 7 | 6 | 54 |  | 43 | 21 |  | 0 |
| OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | N | V | T | B | D | I | Z | C |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 | 2 |  |  |  | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 70 | 2 | 2 |  |  |  | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | - | - | - | - | - | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | - | - | 0 | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | - | - | - | 0 | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | 0 | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | 0 | - | - | - | - | - | - |
| D5 | 4 | 2 |  |  |  | CD | 4 | 3 | DD | 5 | 3 | D9 | 5 | 3 |  |  |  |  |  |  | C1 | 6 | 2 | D1 | 6 | 2 |  |  |  |  |  |  | N | - | - | - | - | - | Z | C |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
|  |  |  |  |  |  | EC | 4 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | C |
|  |  |  |  |  |  | CC | 4 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | C |
| D6 | 6 | 2 |  |  |  | CE | 6 | 3 | DE | 7 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
| E2 | 16 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - | - | - | - | - | - | - |
| 55 | 4 | 2 |  |  |  | 4D | 4 | 3 | 5D | 5 | 3 | 59 | 5 | 3 |  |  |  |  |  |  | 41 | 6 | 2 | 51 | 6 | 2 |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
| F6 | 6 | 2 |  |  |  | EE | 6 | 3 | FE | 7 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | - | - | Z | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | - | - | - | $\cdot$ | - | Z | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N | $\cdot$ | - | - | $\cdot$ | - | Z | - |

## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| JMP | If addressing mode is ABS <br> $\mathrm{PCL} \leftarrow \mathrm{ADL}$ <br> $\mathrm{PCH} \leftarrow \mathrm{ADH}$ <br> If addressing mode is IND <br> $\mathrm{PCL} \leftarrow \mathrm{M}(\mathrm{ADh}, \mathrm{ADL})$ <br> $\mathrm{PCH} \leftarrow \mathrm{M}(\mathrm{ADH}, \mathrm{ADL}+1)$ <br> If addressing mode is ZP , IND <br> $\mathrm{PCL} \leftarrow \mathrm{M}(00, A D L)$ <br> $\mathrm{PCH} \leftarrow \mathrm{M}(00, A D L+1)$ | Jumps to the specified address. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JSR | $\begin{aligned} & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \end{aligned}$ <br> After executing the above, if addressing mode is ABS, <br> $\mathrm{PCL} \leftarrow \mathrm{ADL}$ <br> РСн $\leftarrow \mathrm{ADH}$ <br> if addressing mode is SP, <br> $\mathrm{PCL} \leftarrow \mathrm{ADL}$ <br> $\mathrm{PCH} \leftarrow \mathrm{FF}$ <br> If addressing mode is $\mathrm{ZP}, \operatorname{IND}$, <br> $\mathrm{PCL} \leftarrow \mathrm{M}(00, A D L)$ <br> $\mathrm{PCH} \leftarrow \mathrm{M}(00, A D L+1)$ | After storing contents of program counter in stack, and jumps to the specified address. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDA <br> (Note 2) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow M \\ & \text { When } T=1 \\ & M(X) \leftarrow M \end{aligned}$ | Load accumulator with contents of memory. <br> Load memory indicated by index register X with contents of memory specified by the addressing mode. |  |  |  | A9 | 2 | 2 |  |  |  |  |  |  | A5 | 3 | 2 |  |  |  |
| LDM | $\mathrm{M} \leftarrow \mathrm{nn}$ | Load memory with immediate value. |  |  |  |  |  |  |  |  |  |  |  |  | 3 C | 4 | 3 |  |  |  |
| LDX | $\mathrm{X} \leftarrow \mathrm{M}$ | Load index register X with contents of memory. |  |  |  | A2 | 2 | 2 |  |  |  |  |  |  | A6 | 3 | 2 |  |  |  |
| LDY | $Y \leftarrow M$ | Load index register Y with contents of memory. |  |  |  | AO | 2 | 2 |  |  |  |  |  |  | A4 | 3 | 2 |  |  |  |
| LSR | $\stackrel{7 \quad 0}{0 \rightarrow C}$ | Shift the contents of accumulator or memory to the right by one bit. <br> The low order bit of accumulator or memory is stored in carry, 7th bit is cleared. |  |  |  |  |  |  | 4A | 2 | 1 |  |  |  | 46 | 5 | 2 |  |  |  |
| MUL | $\begin{aligned} & M(S) \cdot A \leftarrow A \times M(z z+X) \\ & S \leftarrow S-1 \end{aligned}$ | Multiplies the accumulator with the contents of memory specified by the zero page X addressing mode and stores the high byte of the result on the stack and the low byte in the accumulator. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | No operation. | EA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORA <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \vee M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \vee M \end{aligned}$ | "Logical OR's" the contents of memory and accumulator. The result is stored in the accumulator. <br> "Logical OR's" the contents of memory indicated by index register X and contents of memory specified by the addressing mode. The result is stored in the memory specified by index register X . |  |  |  | 09 | 2 | 2 |  |  |  |  |  |  | 05 | 3 | 2 |  |  |  |



## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| PHA | $\begin{aligned} & M(S) \leftarrow A \\ & S \leftarrow S-1 \end{aligned}$ | Saves the contents of the accumulator in memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1. | 48 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PHP | $\begin{aligned} & M(S) \leftarrow P S \\ & S \leftarrow S-1 \end{aligned}$ | Saves the contents of the processor status register in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1 . | 08 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLA | $\begin{aligned} & S \leftarrow S+1 \\ & A \leftarrow M(S) \end{aligned}$ | Increments the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer. | 68 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLP | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \end{aligned}$ | Increments the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer. | 28 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL | $\begin{array}{cc} 7 \quad 0 \\ \leftarrow \square \\ \square & \square \\ \end{array}$ | Shifts the contents of the memory or accumulator to the left by one bit. The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit. |  |  |  |  |  |  | 2A | 2 | 1 |  |  |  | 26 | 5 | 2 |  |  |  |
| ROR | $\square \mathrm{C} \rightarrow \square^{7} \rightarrow$ | Shifts the contents of the memory or accumulator to the right by one bit. The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit. |  |  |  |  |  |  | 6A | 2 | 1 |  |  |  | 66 | 5 | 2 |  |  |  |
| RRF |  | Rotates the contents of memory to the right by 4 bits. |  |  |  |  |  |  |  |  |  |  |  |  | 82 | 8 | 2 |  |  |  |
| RTI | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \end{aligned}$ | Returns from an interrupt routine to the main routine. | 40 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \end{aligned}$ | Returns from a subroutine to the main routine. | 60 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBC <br> (Note 1) <br> (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A-M-\bar{C} \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)-M-\bar{C} \end{aligned}$ | Subtracts the contents of memory and complement of carry flag from the contents of accumulator. The results are stored into the accumulator. <br> Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the address indicated by index register X . The results are stored into the memory of the address indicated by index register X . |  |  |  | E9 | 2 | 2 |  |  |  |  |  |  | E5 | 3 | 2 |  |  |  |
| SEB | Ab or $\mathrm{Mb} \leftarrow 1$ | Sets the specified bit in the accumulator or memory to " 1 ". |  |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|c\|} \hline 0 B \\ + \\ 2 \mathrm{i} \end{array} \right\rvert\,$ | 2 | 1 |  |  |  | $\begin{aligned} & \frac{0 F}{2} \\ & \frac{1}{2 i} \end{aligned}$ | 5 | 2 |
| SEC | $C \leftarrow 1$ | Sets the contents of the carry flag to " 1 ". | 38 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SED | $D \leftarrow 1$ | Sets the contents of the decimal mode flag to "1". | F8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | $1 \leftarrow 1$ | Sets the contents of the interrupt disable flag to "1". | 78 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SET | $\mathrm{T} \leftarrow 1$ | Sets the contents of the index X mode flag to "1". | 32 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| STA | $\mathrm{M} \leftarrow \mathrm{A}$ | Stores the contents of accumulator in memory. |  |  |  |  |  |  |  |  |  |  |  |  | 85 | 4 | 2 |  |  |  |
| STP |  | Stops the oscillator. | 42 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STX | $\mathrm{M} \leftarrow \mathrm{X}$ | Stores the contents of index register X in memory. |  |  |  |  |  |  |  |  |  |  |  |  | 86 | 4 | 2 |  |  |  |
| STY | $\mathrm{M} \leftarrow \mathrm{Y}$ | Stores the contents of index register Y in memory. |  |  |  |  |  |  |  |  |  |  |  |  | 84 | 4 | 2 |  |  |  |
| TAX | $X \leftarrow A$ | Transfers the contents of the accumulator to index register X . | AA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TAY | $Y \leftarrow A$ | Transfers the contents of the accumulator to index register Y . | A8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TST | $\mathrm{M}=0$ ? | Tests whether the contents of memory are " 0 " or not. |  |  |  |  |  |  |  |  |  |  |  |  | 64 | 3 | 2 |  |  |  |
| TSX | $x \leftarrow S$ | Transfers the contents of the stack pointer to index register X . | BA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXA | $A \leftarrow X$ | Transfers the contents of index register X to the accumulator. | 8A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXS | $S \leftarrow x$ | Transfers the contents of index register X to the stack pointer. | 9A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TYA | $A \leftarrow Y$ | Transfers the contents of index register Y to the accumulator. | 98 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WIT |  | Stops the internal clock. | C2 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes 1: The number of cycles " $n$ " is increased by 3 when $T$ is 1 .
2 : The number of cycles " n " is increased by 2 when T is 1 .
3 : The number of cycles " $n$ " is increased by 1 when $T$ is 1 .
4 : The number of cycles " $n$ " is increased by 2 when branching has occurred.
$5: \mathrm{N}, \mathrm{V}$, and Z flags are invalid in decimal operation mode.


## APPENDIX

### 3.11 SFR memory map

### 3.11 SFR memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (P0D) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| $000 \mathrm{~A}_{16}$ | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| $000 C_{16}$ | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 | Port P7 (P7) |
| 000F16 | Port P7 direction register (P7D) |
| 001016 | Port P8 (P8) |
| 001116 | Port P8 direction register (P8D) |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 |  |
| 001616 |  |
| 001716 |  |
| 001816 | Transmit/Receive buffer register (TB/RB) |
| 001916 | Serial I/O1 status register (SIO1STS) |
| $001 \mathrm{~A}_{16}$ | Serial I/O1 control register (SIO1CON) |
| 001B16 | UART control register (UARTCON) |
| 001C ${ }_{16}$ | Baud rate generator (BRG) |
| 001D ${ }_{16}$ | Serial I/O2 control register (SIO2CON) |
| 001E ${ }_{16}$ |  |
| 001F16 | Serial I/O2 register (SIO2) |


| 002016 | Prescaler 12 (PRE12) |
| :---: | :---: |
| 002116 | Timer 1 (T1) |
| $0022{ }_{16}$ | Timer 2 (T2) |
| 002316 | Timer XY mode register (TM) |
| 002416 | Prescaler X (PREX) |
| 002516 | Timer X (TX) |
| 002616 | Prescaler Y (PREY) |
| 002716 | Timer Y (TY) |
| 002816 |  |
| 002916 |  |
| 002A ${ }_{16}$ |  |
| 002B16 |  |
| 002C ${ }_{16}$ |  |
| 002D 16 |  |
| 002E ${ }_{16}$ |  |
| 002F16 |  |
| 003016 |  |
| 003116 |  |
| 003216 |  |
| $003{ }_{16}$ |  |
| 003416 | AD/DA control register (ADCON) |
| 003516 | A-D conversion register (AD) |
| 003616 | D-A1 conversion register (DA1) |
| 003716 | D-A2 conversion register (DA2) |
| 003816 |  |
| 003916 |  |
| 003A ${ }_{16}$ | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

### 3.12 Pin configuration

## PIN CONFIGURATION (TOP VIEW)



## PIN CONFIGURATION (TOP VIEW)



# MITSUBISHI SEMICONDUCTORS USER'S MANUAL <br> 3806Group 

[^0]This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©1996 MITSUBISHI ELECTRIC CORPORATION

## -ReNESAS

Renesas Electronics Corporation
1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan


[^0]:    Mar. First Edition 1996

    Editioned by
    Committee of editing of Mitsubishi Semiconductor USER'S MANUAL
    Published by
    Mitsubishi Electric Corp., Semiconductor Marketing Division

