

54AC11652, 74AC11652

Octal Bus Transceivers and Registers with 3-State Outputs

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS D3107, DECEMBER 1989-REVISED OCTOBER 1990

-

Bus Transceivers/Registers

- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Lavout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-um Process
- . 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs

description

These devices consist of bus transceiver circuits. D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

54AC116 4AC11652.	52 DW	JT PACKAGE	ЗE								
(TOP VIEW)											
GAB [10	28 CAB									
A1 [2	27 SAB									
A2 [3	26 🗍 B 1									
A3 [4	25 🗋 B2									
A4 [5	24 🗋 B3									
GND [6	23 🗋 B4									
GND [7	22 VCC									
GND 🗌	8	21 🗋 VCC									
GND [9	20 B5									
A5 🗌	10	19 B6									
A6 🗌	11	18 87									
A7 🗌	12	17 🗍 88									
A8 🗌	13	16 CBA									
Ğва 🗌	14	15 SBA									

54AC11652 ... FK PACKAGE (TOP VIEW)



Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The 54AC11652 is characterized for operation over the full military temperature range of - 55°C to 125°C.The 74AC11652 is characterized for operation from - 40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication dats. Products conform to specifications por the terms of Taxas Instruments standard warranty. Production processing does not necessarily warranty. Production processing de include testing of all parameters.



54AC11652, 74AC11652 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989 REVISED OCTOBER 1990



FIGURE 1. BUS TRANSFER DIAGRAM



54AC11652, 74AC11652 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

D3107, DECEMBER 1989 REVISED OCTOBER 1990

	FUNCTION TABLE											
INPUTS				DAT	A I/Ot							
GAB	ĞΒΑ	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION				
L	Н	H or L	H or L	X	x	lans. it	la e ut	Isolation				
L	н	1	t	X	x	input	input	Store A and B Data				
Х	н	1	H or L	X	X	Input	Unspecified [†]	Store A, Hold B				
н	н	t	t	x‡	x	Input	Output	Store A in both registers				
L	X	H or L	t	X	x	Unspecified [†]	Input	Hold A, Store B				
ίι	L	f	t	X	x‡	Output	Input	Store B in both registers				
L	L	X	Х	X	L	Output	 [mai.i	Rea'-Time B Data to A Bus				
L	L	x	H or L	X	н	Output	input	Stored B Data to A Bus				
н	н	Х	X	L	X		Outrut	Real-Time A Data to B Bus				
н	н	H or L	х	н	x	input	Output	Stored B Data to B Bus				
ы		Harl	Harl			Outraint	Outrust	Stored A Data to B Bus and				
	L		n or L		П	Output Output		Stored B Data to A Bus				

[†] The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs. * Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

logic symbol§





logic diagram (positive logic)

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.



54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS D3107, DECEMBER 1999 REVISED OCTOBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I _K (V _I < 0 or V _I > V _{CC}) Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) Continuous output current, I _O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND pins	-0 -0	-0.5 V to 0.5 V to V _{CC} +0. 0.5 V to V _{CC} +0. ±20 ±50 ±50 ±200	7 V .5 V .5 V mA mA mA
Continuous current through V _{CC} or GND pins	 	±200 −65°C to 15	mA 0°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

recommended operating conditions

· · · ·			54AC11652			74AC11652			116117
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			v
⊻н	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 v			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	v
		$V_{CC} = 5.5 V$			1.65			1.65	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
,		$V_{CC} = 3 V$			4			- 4	
ЮН	High-level output current	VCC = 4.5 V			- 24			- 24	mA
1		$V_{CC} = 5.5 V$			- 24			-24	
		$V_{\rm CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _C C = 5.5 V			24			24	
		Control pins	0		5	0		5	ns/V
	input transition rise of fail rate	Data	0		10	0		10	
TA	Operating free-air temperature		-55		125	- 40		85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Taxas instruments reserves the right to change or discontinue these products without notice.



54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS D3107, DECEMBER 1989-REVISED OCTOBER 1990

D3107, DECEMBER 1989 -REVISED OCTOBER 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TECT CONDITIONS		Т	A = 25'	C	54AC	11652	74AC11652			
PA	PARAMETER VOH VOL	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			3 V	2.9			2.9		2.9			
		I _{OH} = ~50 μA	4.5 V	4.4			4.4		4.4			
			5.5 V	5.4	t		5.4		5.4			
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.4		2.48			
VOH	1011 - 21 mA	4.5 V	3.94			3.7		3.8		v		
	10H24 MA	5.5 V	4.94			4.7		4.8				
	IOH = ~50 mA [†]	5.5 V				3.85						
		IOH = ~ 75 mA [†]	5.5 V						3.85			
			3 V			0.1		0.1		0.1		
1		l _{OL} = 50 μA	4.5 V			0.1		0.1		0.1		
ĺ		1	5.5 V			0.1		0.1		0.1	.,	
N		I _{OL} = 12 mA	3 V			0.36		0.5		0.44		
VOL		lo: - 24 mA	4.5 V			0.36		0.5		0.44	v	
			5.5 V			0.36		0.5		0.44		
		IOL = 50 mA [†]	5.5 V					1.65				
		1 _{OL} = 75 mA [†]	5.5 V							1.65		
loz‡	A or B ports	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±10		±5	μA	
	Control pins	VI = VCC or GND	5.5 V			±0.1		±1		±1	μA	
Icc	1	$V_{I} = V_{CC} \text{ or GND},$ $I_{O} = 0$	5.5 V		_	8		160		80	μA	
Ci	Control pins	VI = VCC or GND	5 V		4.5						pF	
Cio	A or B ports	Vo = Vcc or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 2)

[DADAUCTED		$T_A = 25^{\circ}C$		54AC11652		74AC11652	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	65	0	65	0	65	MHz
ι _w	Pulse duration, CAB or CBA high or low	7.7		7.7		7,7		ns
Isu	Setup time, A before CAB1 or B before CBA1	6		6		6		ns
th	Hold time, A after CAB ¹ or B after CBA ¹	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

ſ ··· · · ·		T _A = 25°C		54AC11652		74AC11652		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	O IIII
_{felock}	Clock frequency	0	105	0	105	1	105	MHz
t _w	Pulse duration, CAB or CBA high or low	4.8		4.8		48		ns
t _{su}	Setup time. A before CAB1 or B before CBA1	4.5		4.5		4.5		ns
th	Hold time, A after CAB [†] or B after CBA [†]	1		1		1		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC11652, 74AC11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS D3107. DECEMBER 1999-REVISED OCTOBER 1990

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V + 0.3 V (unless otherwise noted) (see Note 2)

DADAMETED	FROM	то	т	$T_A = 25^{\circ}C$			11652	74AC11652			
PAHAMETER	(INPUT)	(OUTPUT)	MIN	TYP	мах	MIN	MAX	MIN MAX			
fmax			65			65		65		MHz	
1PLH	ι. Δοτ θ	BorA	29	8.5	11 1	2.9	13.9	2.9	12.9		
1PHL	70.0	DUIA	3.9	10.3	12.9	3.9	14.9	39	14.2	113	
1PLH	CBA or CAB	AorB	43	11.2	14.3	4.3	17.6	43	16.2	ns	
19HL	CDM 0. CMD	100	53	13.1	16.2	53	18.7	53	17.8	113	
1PLH	SBA or SAB	A or B	3.4	9.4	12	3.4	14.7	34	13.7		
IPHL	with A or B high	A OF B	4,7	115	14.3	47	16.5	4.7	15.6	13	
^t PLH	SBA or SAB	A or B	3.9	10.5	13.3	3.9	16.1	3.9	14.9	ns	
^t PHL	with A or B low		4.8	12.1	16.3	4.8	18.5	48	17.7		
¹ PZH	CPA	•	4.3	11.1	14.5	43	17.8	43	16 5	DC	
1PZL	ODA	A	5.2	14.4	19.8	5.2	23.4	52	22	1 13	
1PHZ	ČDA.		3.7	6.4	8.1	37	8.7	3.7	85		
^t PLZ	GDA	A	3.5	6	78	35	8.4	35	8.2	115	
1PZH	CAD	D	4.7	11.6	15	4.7	18.3	4.7	16.9		
tPZL	GAB	D	5.6	14.8	19.9	5.6	23.4	56	21.9	1 15	
1PHZ	CAR	D	4	6.6	82	4	8.8	. 4	8.6		
tPLZ	UAD .	D	35	6.1	7.7	. 3.5	8.2	3.5	8	. 115	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Note 2)

DADAMETED	FROM	TO (OUTPUT)	Т	A = 25°	с	54AC	11652	74AC		
PARAMETER	(INPUT)		MIN	TYP	ΜΑΧ	MIN	MAX	MIN	MAX	UNIT
fmax			105			105		105		MHz
191H	A or B	RorA	24	5.2	7.6	24	9.2	24	86	
1PHL	AOLD	DUIA	3.1	6	8.7	31	10 1	3.1	9.6	115
I TPLH	CBA or CAB	A or P	3.6	6.7	9.5	36	11.5	3.6	10.7	
tPHL		AUIB	4.4	7.8	10.8	44	12.8	44	12	115
^t PLH	SBA or SAB [†]	AorP	2.9	5.6	8.1	29	9.7	2.9	91	
1PHL	with A or B high	KUID	38	6.9	9.6	38	11.4	3.8	10 7	ns
[†] PLH	SBA or SAB [†]	AorP	3.3	6.2	8.8	33	10.5	3.3	99	
^t PHL	with A or B low	NUB	4	7.1	99	4	11.5	4	10.9	115
1PZH	004		3.3	6.6	96	33	11.6	33	10.9	
^t PZL	GBA	А	4.2	7.4	10.9	4.2	13	42	12.2	ns
^t PHZ	CDA	4	36	5.5	72	3.6	7.8	3.6	7.6	
1PLZ	UDA	А	3.3	5	6.7	33	7.2	33	7.1	ns
^t PZH	GAD	D	4.1	72	10.1	4.1	12.2	4.1	11.3	
¹ PZL	GAB	в	4.6	79	11.1	4.6	13.2	4.6	12.3	ns
1PHZ	CAP.	D	3.9	56	73	3 9	7.8	3 9	7.6	
1PLZ	UAD	D	3.4	5.2	68	1 34	7.4	3.4	72	ns

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2 Load circuits and voltage waveforms are shown in Section 1.

operating characterístics, VCC = 5 V, TA = 25°C

[PARAMETER	TEST CONDITIONS TYP	UNIT
Ср	d Power dissipation capacitance per transceiver Outputs Outputs	enabled CL 50 pF, 1 1 MHz 60 disabled 14	ρF
·		and a state of the	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Taxas instruments reserves the right to change or discontinue these products without notice.

