

MM54C86/MM74C86 Quad 2-Input EXCLUSIVE-OR Gate

General Description

Employing complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption and high noise margin these gates provide basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No DC power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to $V_{\rm CC}$ and GND.

Features

■ Wide supply voltage range 3.0V to 15V ■ Guaranteed noise margin 1.0V

Guaranteed noise marginHigh noise immunity


■ High noise immunity
 ■ Low power
 TTL compatibility
 O.45 V_{CC} (typ.)
 Fan out of 2
 driving 74L

■ Low power consumption 10 nW/package (typ.)

■ The MM54C86/MM74C86 follows the MM54LS86/MM74LS86 Pinout

Connection Diagram

Dual-In-Line Package



TL/F/5887-1

Order Number MM54C86 or MM74C86

Truth Table

Inputs		Output		
Α	В	Υ		
L	L	٦		
L	Н	Н		
Н	L	Н		
Н	Н	L		

 $H = High \ Level \ L = Low \ Level$

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin (Note 1) $-0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V}$

Operating Temperature Range MM54C86 -55°C to $+125^{\circ}\text{C}$ -40°C to +85°C MM74C86

Storage Temperature Range -65°C to +150°C Power Dissipation (PD) Dual-In-Line Package

700 mW 500 mW Small Outline Operating Range (V_{CC}) 3.0V to 15V Absolute Maximum (V_{CC}) 18V

Lead Temperature (Soldering, 10 seconds)

260°C

DC Electrical Characteristics Min/max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
смоѕ то сі	MOS				•	
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5.0V$ $V_{CC} = 10V$	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5.0V V _{CC} = 10V			1.5 2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0V$, $I_{O} = -10 \mu A$ $V_{CC} = 10V$, $I_{O} = -10 \mu A$	4.5 9.0		V	V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0V$, $I_{O} = +10 \mu A$ $V_{CC} = 10V$, $I_{O} = +10 \mu A$			0.5 1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
Icc	Supply Current	V _{CC} = 15V		0.01	15	μΑ
CMOS/LPTT	L INTERFACE				•	
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} -1.5 V _{CC} -1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = -360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4 0.4	V V
OUTPUT DR	IVE (See 54/74C Family Charac	cteristics Data Sheet) (Short Circuit C	urrent)			
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10V$, $V_{OUT} = 0V$ $T_A = 25$ °C	-8.0	-15		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	1.75	3.6		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 10V$, $V_{OUT} = V_{CC}$ $T_A = 25$ °C	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

$\textbf{AC Electrical Characteristics}^* \text{ (MM54C86/MM74C86) } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 50 \text{ pF, unless otherwise specified } T_A = 25^{\circ}\text{C, C}_L = 25^{\circ}\text{C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Time to Logical "1" or "0"	$V_{CC} = 5.0V$ $V_{CC} = 10V$		110 50	185 90	ns ns
C _{IN}	Input Capacitance	Note 2		5.0		pF
C _{PD}	Power Dissipation Capacitance	(Note 3) Per Gate		20		pF

^{*}AC Parameters are guaranteed by DC correlated testing.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note—AN-90.


Typical Performance Characteristics

Propagation Delay Time vs Load Capacitance MM54C86/MM74C86



TL/F/5887-2


AC Test Circuit



TL/F/5887-3


Note: Delays Measured with Input $t_{r,\,}t_{f}=20~\text{ns}$

Switching Time Waveforms



TL/F/5887-4

Physical Dimensions inches (millimeters) 0.785 (19.939) MAX [14] [13] [12] [11] [10] [9] [8] 0.025 (0.635) RAD 0.220¹0.310 (5.588-7.874) 1 2 3 4 5 6 7 0.290-0.320 0.005 0.200 (D.127) MIN (5.080) MAX 0.020-0.060 (7.366-8.128) GLASS 0.060 ±0.005 (1.524 ±0.127) 0.180 (0.508 - 1.524)MA 0.008-0.012 10° MAX (0.203-0.305) 0.310-0.410 D.018 ±0.003 0.125-0.200 0.098 (7.874 - 10.41)(0.457 ±0,076) (3.175-5.080) (2.489) MAX BOTH ENDS 0.100 ±0.010 0.150 (2.540 ±0.254) (3.81) MIN J14A (REV G Ceramic Dual-In-Line Package (J) Order Number MM54C86J or MM74C86J NS Package Number J14A



Molded Dual-In-Line Package (N)
Order Number MM54C86N or MM74C86N
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408