



QUAD LATCH

MDTL MC930/830 series

MC1914F • MC1814F,P


The MDTL Quad Latch may be used in any application requiring temporary bit storage. An enable line is included so that only the desired information will be "clocked in." Each enable line operates two latches. When the enable line is high the Q output is forced to follow the D input. Once the enable line returns to a low level the information present on the outputs is fixed and independent of any future change on the D input.

For those applications requiring \bar{Q} outputs, the MC1813P 16 pin dual-in-line plastic package is also available.



Input Loading Factor = 2
Output Loading Factor = 8
Total Power Dissipation = 220 mW typ/pkg
Propagation Delay Time = 35 ns typ


LOGIC DIAGRAM



t_n	t_{n+1}	*As Applicable (See Loading Diagram)	
D	Q	*As Applicable (See Loading Diagram)	
1	1	0	
0	0	1	

Information present at the data input D is transferred to the Q output when the clock is high, and the Q output will follow the state of the data input as long as the clock remains high. Information present at the outputs will be retained as the clock goes low until such time as the clock is permitted to go high.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




91

MC1914P/MC1814F, P (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only 1/2 the dual Icch. The other half is tested in the same manner.



TEST CURRENT / VOLTAGE VALUES

TEST CURRENT / VOLTAGE VALUES												
	Pin	MC1914 Test Limits			MC1814 Test Limits			TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:			Ground	
		Under Test	-55°C	+25°C	+125°C	0°C	+25°C	+75°C	Min	Max	Min	Max
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	Unit	Unit	Unit
Output Voltage	V _{O1}	4	-0.10	0.40	-0.15	0.45	-0.15	0.45	mA	mA	mA	mA
	V _{OH}	3	0.10	0.40	0.15	0.45	0.15	0.45	mA	mA	mA	mA
Semi-Circuit Current	I _{SC}	4	-2.75	-2.75	-2.75	-2.75	-2.75	-2.75	mA	mA	mA	mA
Reverse Current	2 I _R	2	-4.0	-4.0	-4.0	-4.0	-10	-10	mA	mA	mA	mA
	4 I _R	1	-8.0	-8.0	-8.0	-8.0	-20	-20	mA	mA	mA	mA
Output Leakage Current	I _{CEx}	3	-	-	-	-	-	-	mA	mA	mA	mA
Forward Current	2 I _F	5	-3.20	-3.20	-3.20	-3.20	-3.00	-3.00	mA	mA	mA	mA
	4 I _F	6	-6.40	-6.40	-6.40	-6.40	-6.00	-6.00	mA	mA	mA	mA
Power Drain Current (Total Device)	P _{DH}	14	-	-	-	-	-	-	mA	mA	mA	mA
Switching Times	t _{pd}	1.5	-	-	-	-	-	-	ns	ns	ns	ns
	t _{ps}	1.5	-	-	-	-	-	-	ns	ns	ns	ns
	t _{pr}	1.4	-	-	-	-	-	-	ns	ns	ns	ns
	t _{pc}	1.4	-	-	-	-	-	-	ns	ns	ns	ns

Pins not listed are left open.

92

PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56301 and are necessary to design properly with the part. Documentation is available from one of the following locations (see back cover for detailed information):

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the **Additional Support** section of the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

Table 1 DSP56301 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56301 User's Manual	Detailed functional description of the DSP56301 memory configuration, operation, and register programming	DSP56301UM/AD
DSP56301 Technical Data	DSP56301 features list and physical, electrical, timing, and package specifications	DSP56301/D



Preliminary Data