



## QUAD LATCH

## MC1914F · MC1814F,P


The MDTL Quad Latch may be used in any application requiring temporary bit storage. An enable line is included so that only the desired information will be "clocked in." Each enable line operates two latches. When the enable line is high the Q output is forced to follow the D input. Once the enable line returns to a low level the information present on the outputs is fixed and independent of any future change on the D input.

For those applications requiring  $\bar{Q}$  outputs, the MC1813P 16 pin dual-in-line plastic package is also available.



Input Loading Factor = 2  
Output Loading Factor = 8  
Total Power Dissipation = 220 mW typ/pkg  
Propagation Delay Time = 35 ns typ

## LOGIC DIAGRAM



## TRUTH TABLE

$t_n$	$t_{n+1}$		
D	Q	$\bar{Q}$ *	
1	1	0	
0	0	1	


\*As Applicable  
(See Loading Diagram)

Information present at the data input D is transferred to the Q output when the clock is high, and the Q output will follow the state of the data input as long as

the clock remains high. Information present at the outputs will be retained as the clock goes low until such time as the clock is permitted to go high.


## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

TEST	R	C
$t_{pd+}$	3.9 k ohms	30 pF
$t_{pd-}$	400 ohms	30 pF



$TP_{in}$  CLOCK  
 $f = 1$  MHz  
 $t_r = t_f \leq 10$  ns

$TP_{in}$  DATA  
 $f = 500$  kHz  
 $t_r = t_f \leq 10$  ns




91

MC1914P/MC1814F, P (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only 1/2 the quad latch. The other half is tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC1914 Test Limits						MC1814 Test Limits						TEST CURRENT / VOLTAGE VALUES											
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		mA				Volts							
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>IM</sub>	V <sub>I</sub>	V <sub>EX1</sub>	V <sub>CC1</sub>	V <sub>CCH</sub>	V <sub>max</sub>			
Output Voltage	V <sub>OL</sub>	3	0.40	0.40	0.40	0.45	Vdc	0.45	0.45	0.45	0.50	Vdc	11.4	-0.12	1.40	2.10	4.00	-	4.50	4.50	5.50	-				
		4	0.40	0.40	0.40	0.45	Vdc	0.45	0.45	0.45	0.50	Vdc	12.0	-0.12	1.10	2.00	4.00	4.50	5.00	4.50	5.50	8.00				
		5	0.40	0.40	0.40	0.45	Vdc	0.45	0.45	0.45	0.50	Vdc	10.8	-0.12	0.80	2.00	4.00	-	4.50	5.50	-	-				
		3	2.50	2.60	2.30	2.80	Vdc	2.80	2.60	2.50	2.50	Vdc	12.0	-0.12	1.20	2.00	0.45	4.00	-	5.00	5.00	-				
		4	2.50	2.60	2.30	2.80	Vdc	2.80	2.60	2.50	2.50	Vdc	12.0	-0.12	1.10	1.90	0.45	4.00	5.00	5.00	5.00	5.00	8.00			
		5	2.50	2.60	2.30	2.80	Vdc	2.80	2.60	2.50	2.50	Vdc	12.0	-0.12	0.95	1.80	0.50	4.00	-	5.00	5.00	-				
Short-Circuit Current	I <sub>SC</sub>	3	-2.75	-2.75	-2.75	-3.52	mAdc	-2.95	-2.95	-2.95	-2.80	mAdc	14	-	-	-	-	-	-	-	-	3.7				
		4	-2.75	-2.75	-2.75	-3.52	mAdc	-2.95	-2.95	-2.95	-2.80	mAdc	14	-	-	-	-	-	-	-	-	14				
		5	-2.75	-2.75	-2.75	-3.52	mAdc	-2.95	-2.95	-2.95	-2.80	mAdc	14	-	-	-	-	-	-	-	-	14				
Reverse Current	I <sub>R</sub>	2	4.0	4.0	4.0	4.0	μAdc	10	10	10	20	μAdc	14	-	-	-	-	-	-	-	-	1.7				
		3	4.0	4.0	4.0	4.0	μAdc	10	10	10	20	μAdc	14	-	-	-	-	-	-	-	-	1.7				
		4	4.0	4.0	4.0	4.0	μAdc	10	10	10	20	μAdc	14	-	-	-	-	-	-	-	-	1.7				
Output Leakage Current	I <sub>CEX</sub>	3	-	-	-	50	μAdc	-	-	-	100	μAdc	14	-	-	-	-	-	-	-	-	1.7				
		4	-	-	-	50	μAdc	-	-	-	100	μAdc	14	-	-	-	-	-	-	-	-	1.7				
		5	-	-	-	50	μAdc	-	-	-	100	μAdc	14	-	-	-	-	-	-	-	-	1.7				
Forward Current	I <sub>F</sub>	2	-3.20	-3.20	-3.20	-3.00	mAdc	-2.80	-2.80	-2.80	-2.66	mAdc	14	-	-	-	-	-	-	-	-	7				
		3	-3.20	-3.20	-3.20	-3.00	mAdc	-2.80	-2.80	-2.80	-2.66	mAdc	14	-	-	-	-	-	-	-	-	7				
		4	-3.20	-3.20	-3.20	-3.00	mAdc	-2.80	-2.80	-2.80	-2.66	mAdc	14	-	-	-	-	-	-	-	-	7				
		6	-6.40	-6.40	-6.40	-6.00	mAdc	-5.60	-5.60	-5.60	-5.32	mAdc	14	-	-	-	-	-	-	-	-	7				
Power Drain (Total Device)	I <sub>PDH</sub> Max	14	-	-	-	46.0	mAdc	-	-	-	54.0	mAdc	14	-	-	-	-	-	-	-	-	14				
		14	-	-	-	65.0	mAdc	-	-	-	80.0	mAdc	14	-	-	-	-	-	-	-	-	14				
Switching Times	t <sub>plh</sub>	1,5	-	25	80	-	ns	-	25	80	-	ns	1.6	5	-	-	-	-	-	-	-	7				
	t <sub>pll</sub>	1,5	-	10	30	-	ns	-	10	30	-	ns	1.6	5	-	-	-	-	-	-	-	7				
	t <sub>plh-pll</sub>	1,4	-	25	80	-	ns	-	25	80	-	ns	1.6	4	-	-	-	-	-	-	-	7				
	t <sub>pd</sub>	1,4	-	10	30	-	ns	-	10	30	-	ns	1.6	4	-	-	-	-	-	-	-	7				

Pins not listed are left open.

## PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56301 and are necessary to design properly with the part. Documentation is available from one of the following locations (see back cover for detailed information):

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See the **Additional Support** section of the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

**Table 1** DSP56301 Documentation

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56301 User's Manual	Detailed functional description of the DSP56301 memory configuration, operation, and register programming	DSP56301UM/AD
DSP56301 Technical Data	DSP56301 features list and physical, electrical, timing, and package specifications	DSP56301/D

