
SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

 Dependable Texas Instruments Quality and Reliability

### description/ordering information

These devices contain six independent inverters.


SN5404... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE SN7404, SN74S04... D, N, OR NS PACKAGE SN74LS04... D, DB, N, OR NS PACKAGE



SN5404 ... W PACKAGE (TOP VIEW)

		U		L		
1A[	1	-	14	Ц	1Y	
2Y[	2				1Y 6A	
2A [	3		12		6Y	
Vcc[ 3A[	4		11		GNE	)
3A [	5		10		5Y	
3Y[ 4A[	6		9		5A	
4A [	7		8		4Y	
				Ľ.		

SN54LS04, SN54S04 ... FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

TA      PACKAGE <sup>†</sup> ORDERABLE PART NUMBER      TOP-SIDE MARKING									
TA	PAC	KAGET	-						
		Tube	SN7404N	SN7404N					
	PDIP – N	Tube	SN74LS04N	SN74LS04N					
		Tube	SN74S04N	SN74S04N					
		Tube SN7404D		7404					
		Tape and reel	SN7404DR	7404					
		Tube	SN74LS04D	1.004					
0°C to 70°C	SOIC – D	Tape and reel	SN74LS04DR	LS04					
		Tube	SN74S04D						
		Tape and reel	SN74S04DR	S04					
		Tape and reel	SN7404NSR	SN7404					
	SOP – NS	Tape and reel	SN74LS04NSR	74LS04					
		Tape and reel	SN74S04NSR	74S04					
	SSOP – DB	Tape and reel	SN74LS04DBR	LS04					
		Tube	SN5404J	SN5404J					
		Tube	SNJ5404J	SNJ5404J					
		Tube	SN54LS04J	SN54LS04J					
	CDIP – J	Tube	SN54S04J	SN54S04J					
		Tube	SNJ54LS04J	SNJ54LS04J					
–55°C to 125°C		Tube	SNJ54S04J	SNJ54S04J					
		Tube	SNJ5404W	SNJ5404W					
	CFP – W	Tube	SNJ54LS04W	SNJ54LS04W					
–55°C to 125°C		Tube	SNJ54S04W	SNJ54S04W					
		Tube	SNJ54LS04FK	SNJ54LS04FK					
	LCCC – FK	Tube	SNJ54S04FK	SNJ54S04FK					

#### **ORDERING INFORMATION**


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE

(each ir	(each inverter)								
INPUT A	OUTPUT Y								
Н	L								
L	Н								




logic diagram (positive logic)






SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

## schematics (each gate)





Resistor values shown are nominal.



SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1) Input voltage, V <sub>I</sub> : '04, 'S04		
'LS04		
Package thermal impedance, $\theta_{JA}$ (see Note 2)	: D package	
	DB package	
	N package	80°C/W
	NS package	
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			SN5404			SN7404		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			16			16	mA
Τ <sub>Α</sub>	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			au at		SN5404			SN7404		
PARAMETER		TEST CONDITION	JNS+	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = MIN,$	lj = – 12 mA				-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	V <sub>IL</sub> = 0.8 V,	$I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
VOL	$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
l	$V_{CC} = MAX,$	V <sub>I</sub> = 5.5 V				1			1	mA
IIH	$V_{CC} = MAX,$	V <sub>I</sub> = 2.4 V				40			40	μΑ
١ <sub>١</sub> ٢	$V_{CC} = MAX,$	$V_{I} = 0.4 V$				-1.6			-1.6	mA
los¶	VCC = MAX			-20		-55	-18		-55	mA
ІССН	$V_{CC} = MAX,$	$V_{I} = 0 V$			6	12		6	12	mA
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			18	33		18	33	mA

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

¶ Not more than one output should be shorted at a time.



SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Figure 1)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST	CONDITIONS		SN5404 SN7404		UNIT
		(INFOT)	(001F01)			MIN	TYP	MAX	
ſ	<sup>t</sup> PLH	٨	V	D. 400.0	0. 15 pF		12	22	
ſ	<sup>t</sup> PHL	A	ř	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		8	15	ns

### recommended operating conditions (see Note 3)

		S	N54LS0	4	S	N74LS0	4	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			avet	S	N54LS0	4	S	N74LS04	4	
PARAMETER		TEST CONDITION	UNST	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	lj = – 18 mA				-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	$V_{IL} = MAX,$	I <sub>OH</sub> = -0.4 mA	2.5	3.4		2.7	3.4		V
Ve		V/··· - 2 V/	$I_{OL} = 4 \text{ mA}$		0.25	0.4			0.4	V
V <sub>OL</sub>	$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V	IOL = 8 mA					0.25	0.5	v
lj	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA
lιΗ	$V_{CC} = MAX,$	V <sub>I</sub> = 2.7 V				20			20	μΑ
١	$V_{CC} = MAX,$	$V_{I} = 0.4 V$				-0.4			-0.4	mA
IOS§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
ІССН	V <sub>CC</sub> = MAX,	$V_{I} = 0 V$			1.2	2.4		1.2	2.4	mA
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			3.6	6.6		3.6	6.6	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $\S$  Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST	CONDITIONS	-	N54LS04 N74LS04		UNIT
		(001-01)			MIN	TYP	MAX	
<sup>t</sup> PLH	٨	V	$P_{\rm L} = 2 k \Omega$	Ci – 15 pE		9	15	-
<sup>t</sup> PHL	A	T	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 15 pF		10	15	ns



#### recommended operating conditions (see Note 3)

		S	N54S04		S	SN74S04			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
IОН	High-level output current			-1			-1	mA	
IOL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEAT CONDITIONAL			SN54S04			SN74S04			
PARAMETER	TEST CONDITIONS <sup>†</sup>			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	l <sub>l</sub> = – 18 mA				-1.2			-1.2	V
VOH	$V_{CC} = MIN,$	$V_{IL} = 0.8 V,$	I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		V
VOL	$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 20 mA			0.5			0.5	V
Ц	$V_{CC} = MAX,$	Vj = 5.5 V				1			1	mA
IН	$V_{CC} = MAX,$	V <sub>I</sub> = 2.7 V				50			50	μΑ
١ <sub>IL</sub>	$V_{CC} = MAX,$	V <sub>I</sub> = 0.5 V				-2			-2	mA
IOS§	V <sub>CC</sub> = MAX			-40		-100	-40		-100	mA
Іссн	V <sub>CC</sub> = MAX,	$V_I = 0 V$			15	24		15	24	mA
ICCL	$V_{CC} = MAX,$	V <sub>I</sub> = 4.5 V			30	54		30	54	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C.


§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST	CONDITIONS	S S	UNIT		
		(001-01)			MIN	TYP	MAX	
<sup>t</sup> PLH	٨	v	R <sub>1</sub> = 280 Ω,	C <sub>I</sub> = 15 pF		3	4.5	
<sup>t</sup> PHL	A	T	INC - 200 32,	CL = 15 pr		3	5	ns
<sup>t</sup> PLH	٨	v	B 280.0	$C_{\rm L} = 50  \rm pE$		4.5		
<sup>t</sup> PHL	A	I	R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 50 pF		5		ns



SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004



PARAMETER MEASUREMENT INFORMATION

B. All diodes are 1N3064 or equivalent.


- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub>  $\approx$  50  $\Omega$ ; t<sub>r</sub> and t<sub>f</sub>  $\leq$  7 ns for Series 54/74 devices and t<sub>r</sub> and t<sub>f</sub>  $\leq$  2.5 ns for Series 54S/74S devices.
- F. The outputs are measured one at a time, with one input transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms



SDLS029C - DECEMBER 1983 - REVISED JANUARY 2004

#### PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub>  $\approx$  50  $\Omega$ , t<sub>r</sub>  $\leq$  1.5 ns, t<sub>f</sub>  $\leq$  2.6 ns.
- G. The outputs are measured one at a time, with one input transition per measurement.

#### Figure 2. Load Circuits and Voltage Waveforms





23-Mar-2012

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
JM38510/00105BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
JM38510/00105BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
JM38510/07003BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
JM38510/30003B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
JM38510/30003BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
JM38510/30003BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
JM38510/30003SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	
JM38510/30003SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	
M38510/00105BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
M38510/00105BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
M38510/07003BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
M38510/30003B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
M38510/30003BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
M38510/30003BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
M38510/30003SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	
M38510/30003SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	
SN5404J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SN54LS04J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SN54S04J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SN7404D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN7404DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN7404DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN7404DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN7404DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN7404DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



23-Mar-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN7404N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN7404N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	
SN7404NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS04D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	
SN74LS04N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS04N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	
SN74LS04NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS04NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS04NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





PACKAGE OPTION ADDENDUM

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74S04N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74S04N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	
SN74S04NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74S04NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74S04NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SNJ5404J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SNJ5404W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
SNJ54LS04FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS04J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SNJ54LS04W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	
SNJ54S04FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54S04J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	
SNJ54S04W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



23-Mar-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5404, SN54LS04, SN54LS04-SP, SN54S04, SN7404, SN74LS04, SN74S04 :

• Catalog: SN7404, SN74LS04, SN54LS04, SN74S04

Military: SN5404, SN54LS04, SN54S04

Space: SN54LS04-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION


#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND	REEL	INFORM	ATION	

\*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN7404DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS04DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS04NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74S04DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74S04NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN7404DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS04DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS04NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74S04DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74S04NSR	SO	NS	14	2000	367.0	367.0	38.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated