

January 1998

Fast CMOS 16-Bit Latched Transceivers

Features

- Advanced 0.6 micron CMOS Technology
- These Devices Are High-speed, Low Power Devices with High Current Drive
- $V_{CC} = 5V \pm 10\%$
- Hysteresis on All Inputs
- CD74FCT16543T
 - High Output Drive: $I_{OH} = -32mA$; $I_{OL} = 64mA$
 - Power Off Disable Outputs Permit "Live Insertion"
 - Typical V_{OLP} (Output Ground Bounce) < 1.0V at $V_{CC} = 5V$, $T_A = 25^\circ C$
- CD74FCT162543T
 - Balanced Output Drivers: $\pm 24mA$
 - Reduced System Switching Noise
 - Typical V_{OLP} (Output Ground Bounce) < 0.6V at $V_{CC} = 5V$, $T_A = 25^\circ C$
- CD74FCT162H543T
 - Bus Hold Retains Last Active Bus State During Three-State
 - Eliminates the Need for External Pull-Up Resistors

Description

These devices are 16-bit latched transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($x\bar{CEAB}$) input must be LOW in order to enter data from xAx or to take data from xBx , as indicated in the Truth Table. With $x\bar{CEAB}$ LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $x\bar{LEAB}$ signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With $x\bar{CEAB}$ and $x\bar{OEAB}$ both LOW, the three-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the $x\bar{CEBA}$, $x\bar{LEBA}$, and $x\bar{OEBA}$ inputs.

The CD74FCT16543T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74FCT162543T has $\pm 24mA$ balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The CD74FCT162H543T has "Bus Hold" which retains the input's last state whenever the input goes to high impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT16543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16543TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162543TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162H543TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162H543TSM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T

Pinout

**CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T
(SSOP, TSSOP)
TOP VIEW**



Functional Block Diagram



TRUTH TABLE (NOTES 1, 3)

INPUTS			LATCH STATUS	OUTPUT BUFFERS
$x\bar{CEAB}$	$x\bar{LEAB}$	$x\bar{OEAB}$	xA_x TO xB_x	xB_x
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs (Note 2)

NOTES:

1. A-to-B data flow is shown. B-to-A flow control is the same except using $x\bar{CEBA}$, $x\bar{LEBA}$, and $x\bar{OEBA}$.
2. Before $x\bar{LEAB}$ LOW-to-HIGH Transition
3. H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION
$\bar{x}\bar{OEAB}$	A-to-B Output Enable Input (Active LOW)
$\bar{x}\bar{OEBA}$	B-to-A Output Enable Input (Active LOW)
$\bar{x}\bar{CEAB}$	A-to-B Enable Input (Active LOW)
$\bar{x}\bar{CEBA}$	B-to-A Enable Input (Active LOW)
$\bar{x}\bar{LEAB}$	A-to-B Latch Enable Input (Active LOW)
$\bar{x}\bar{LEBA}$	B-to-A Latch Enable Input (Active LOW)
xA_x	A-to-B Data Inputs or B-to-A Three-State Outputs
xB_x	B-to-A Data Inputs or A-to-B Three-State Outputs (Note 4)
GND	Ground
V_{CC}	Power

NOTE:

4. For the CD74FCT162H543T, these pins have "Bus Hold". All other pins are standard, outputs, or I/Os.

CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T

Absolute Maximum Ratings

DC Input Voltage	-0.5V to 7.0V
DC Output Current	120mA

Operating Conditions

Operating Temperature Range	-40°C to 85°C
Supply Voltage to Ground Potential Inputs and V_{CC} Only	-0.5V to 7.0V
Supply Voltage to Ground Potential Outputs and D/O Only	-0.5V to 7.0V
	-0.5V to 7.0V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- 5. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Thermal Information

Thermal Resistance (Typical, Note 5)	θ_{JA} (°C/W)
TSSOP Package	85
SSOP Package	70
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s) (Lead Tips Only)	300°C

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 6) TEST CONDITIONS		MIN	(NOTE 7) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 10\%$							
Input HIGH Voltage	V_{IH}	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage	V_{IL}	Guaranteed Logic LOW Level		-	-	0.8	V
Input HIGH Current	I_{IH}	Standard Input, $V_{CC} = \text{Max}$	$V_{IN} = V_{CC}$	-	-	1	μA
Input HIGH Current	I_{IH}	Standard I/O, $V_{CC} = \text{Max}$	$V_{IN} = V_{CC}$	-	-	1	μA
Input HIGH Current	I_{IH}	Bus Hold Input (Note 9) $V_{CC} = \text{Max}$	$V_{IN} = V_{CC}$	-	-	± 100	μA
Input HIGH Current	I_{IH}	Bus Hold I/O (Note 9) $V_{CC} = \text{Max}$	$V_{IN} = V_{CC}$	-	-	± 100	μA
Input LOW Current	I_{IL}	Standard Input, $V_{CC} = \text{Min}$	$V_{IN} = \text{GND}$	-	-	-1	μA
Input LOW Current	I_{IL}	Standard I/O, $V_{CC} = \text{Min}$	$V_{IN} = \text{GND}$	-	-	-1	μA
Input LOW Current	I_{IL}	Bus Hold Input (Note 9) $V_{CC} = \text{Min}$	$V_{IN} = \text{GND}$	-	-	± 100	μA
Input LOW Current	I_{IL}	Bus Hold I/O (Note 9) $V_{CC} = \text{Min}$	$V_{IN} = \text{GND}$	-	-	± 100	μA
Bus Hold Sustain Current	I_{BHH}	Bus Hold Input (Note 9) $V_{CC} = \text{Min}$	$V_{IN} = 2.0\text{V}$	-50	-	-	μA
	I_{BHL}		$V_{IN} = 0.8\text{V}$	50	-	-	μA
High Impedance Output Current (Three-State) (Note 10)	I_{OZH}	$V_{CC} = \text{Max}$	$V_{OUT} = 2.7\text{V}$	-	-	1	μA
	I_{OZL}		$V_{OUT} = 0.5\text{V}$	-	-	-1	μA
Clamp Diode Voltage	V_{IK}	$V_{CC} = \text{Min}$, $I_{IN} = -18\text{mA}$		-	-0.7	-1.2	V
Short Circuit Current	I_{os}	$V_{CC} = \text{Max}$ (Note 8), $V_{OUT} = \text{GND}$		-80	-140	-200	mA
Output Drive Current	I_o	$V_{CC} = \text{Max}$ (Note 8), $V_{OUT} = 2.5\text{V}$		-50	-	-180	mA
Input Hysteresis	V_H			-	100	-	mV

CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 6) TEST CONDITIONS	MIN	(NOTE 7) TYP	MAX	UNITS
CD74FCT16543T OUTPUT DRIVE SPECIFICATIONS Over the Operating Range						
Output HIGH Voltage	V _{OH}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3.0mA	2.5	3.5	- V
			I _{OH} = -15.0mA	2.4	3.5	- V
			I _{OH} = -32.0mA	2.0	3.0	- V
Output LOW Voltage	V _{OL}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 64mA	-	0.2	0.55 V
Power Down Disable	I _{OFF}	V _{CC} = 0V, V _{IN} or V _{OUT} ≤ 4.5V		-	-	±100 μA
CD74FCT162543T, CD74FCT162H543T OUTPUT DRIVE SPECIFICATIONS Over the Operating Range						
Output HIGH Voltage	V _{OH}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -24.0mA	2.4	3.3	- V
Output LOW Voltage	V _{OL}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24mA	-	0.3	0.55 V
Output LOW Current	I _{ODL}	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V (Note 8)	60	115	150	mA
Output HIGH Current	I _{ODH}	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V (Note 8)	-60	-115	-150	mA
CAPACITANCE T_A = 25°C, f = 1MHz						
Input Capacitance (Note 11)	C _{IN}	V _{IN} = 0V	-	4.5	6	pF
Output Capacitance (Note 11)	C _{OUT}	V _{OUT} = 0V	-	5.5	8	pF
POWER SUPPLY SPECIFICATIONS						
Quiescent Power Supply Current	I _{CC}	V _{CC} = Max	V _{IN} = GND or V _{CC}	-	0.1	500 μA
Supply Current per Input at TTL HIGH	ΔI _{CC}	V _{CC} = Max	V _{IN} = 3.4V (Note 12)	-	0.5	1.5 mA
Supply Current per Input per MHz (Note 13)	I _{CCD}	V _{CC} = Max, Outputs Open x _L EAB and x _H OEAB = GND x _L CEBA = V _{CC} One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	60	100 μA/MHz
Total Power Supply Current (Note 15)	I _C	V _{CC} = Max, Outputs Open f _T = 10MHz, 50% Duty Cycle x _L EAB, x _H CEAB, and x _H OEAB = GND x _L CEBA = V _{CC} One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND	-	0.6	1.5 (Note 14) mA
			V _{IN} = 3.4V V _{IN} = GND	-	0.9	2.3 (Note 14) mA
		V _{CC} = Max, Outputs Open f _T = 2.5MHz, 50% Duty Cycle x _L EAB, x _H CEAB, and x _H OEAB = GND x _L CEBA = V _{CC} 16 Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND	-	2.4	4.5 (Note 14) mA
			V _{IN} = 3.4V V _{IN} = GND	-	6.4	16.5 (Note 14) mA

CD74FCT16543T, CD74FCT162543T, CD74FCT162H543T

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 16) TEST CONDITIONS	T		AT		CT		DT		ET		UNITS
			(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	
Propagation Delay Transparent Mode xA_X to xB_X or xB_X to xA_X	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns
Propagation Delay $xLEB\bar{A}$ to xA_X $xLEAB$ to xB_X	t_{PLH} , t_{PHL}		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns
Output Enable Time $xOEBA$ or $xOEAB$ to xA_X or xB_X	t_{PZH} , t_{PZL}		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns
Output Disable Time (Note 18) $xOEBA$ or $xOEAB$ to xA_X or xB_X	t_{PHZ} , t_{PLZ}		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns
Setup Time HIGH or LOW, xA_X or xB_X to $xLEAB$ or $xLEBA$	t_{SU}		3.0	-	2.0	-	2.0	-	2.0	-	1.0	-	ns
Hold Time HIGH or LOW, xA_X or xB_X to $xLEAB$ or $xLEBA$	t_H		2.0	-	2.0	-	2.0	-	1.5	-	1.0	-	ns
$xLEAB$ or $xLEBA$ Pulse Width LOW (Note 18)	t_W		5.0	-	5.0	-	5.0	-	3.0	-	3.0	-	ns
Output Skew (Note 19)	$t_{SK(O)}$		-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	ns

NOTES:

6. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
7. Typical values are at $V_{CC} = 5.0\text{V}$, 25°C ambient and maximum loading, except as noted.
8. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
9. Pins with Bus Hold are identified in the pin description.
10. This specification does not apply to bi-directional functionalities with Bus Hold.
11. This parameter is determined by device characterization but is not production tested.
12. Per TTL driven input ($V_{IN} = 3.4\text{V}$); all other inputs at V_{CC} or GND.
13. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
14. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
15. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4\text{V})$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_I = \text{Input Frequency}$
 $N_I = \text{Number of Inputs at } f_I$
All currents are in millamps and all frequencies are in megahertz.
16. See test circuit and wave forms.
17. Minimum limits are guaranteed but not tested on Propagation Delays.
18. This parameter is guaranteed but not production tested.
19. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.