# CLC5955 11-bit, 55MSPS Broadband Monolithic A/D Converter

### **General Description**

The CLC5955 is a monolithic 11-bit, 55MSPS analog-to-digital converter. The device has been optimized for use in IF-sampled digital receivers and other applications where high resolution, high sampling rate, wide dynamic range, low power dissipation, and compact size are required. The CLC5955 features differential analog inputs, low jitter differential universal clock inputs, a low distortion track-and-hold with 0-300MHz input bandwidth, a bandgap voltage reference, data valid clock output, TTL compatible CMOS (3.3V or 2.5V) programmable output logic, and a proprietary multistage quantizer. The CLC5955 is fabricated on the ABIC-V 0.8 micron BiCMOS process.

The CLC5955 features a 74dBc spurious free dynamic range (SFDR) and a 64dB signal to noise ratio (SNR). The wideband track-and-hold allows sampling of IF signals to greater than 250MHz. The part produces two-tone, dithered, SFDR of 83dBFS at 75MHz input frequency. The differential analog input provides excellent common mode rejection, while the differential universal clock inputs minimize jitter. The 48-pin TSSOP package provides an extremely small footprint for applications where space is a critical consideration. The CLC5955 operates from a single +5V power supply. Operation over the industrial temperature range of -40°C to +85°C is guaranteed. National Semiconductor tests each part to verify compliance with the guaranteed specifications.

#### Features

- 55MSPS
- Wide dynamic range SFDR: 74dBc SFDR w/dither: 85dBFS SNR: 64dB
- IF sampling capability
- Input bandwidth = 0-300MHz
- Low power dissipation: 640mW
- Very small package: 48-pin TSSOP

**Actual Size** 

- Single +5V supply
- Data valid clock output
  Programmable output levels: 3.3V or 2.5V

#### **Applications**

- Cellular base-stations
- Digital communications
- Infrared/CCD imaging
- IF sampling
- Electro-optics
- Instrumentation
- Medical imaging
- · High definition video

R



© 2002 National Semiconductor Corporation Printed in the U.S.A.

CLC5955 Electrical Cha	racteristics (V <sub>cc</sub> = +5V	, 55MSPS	; unless s	pecified) (	Γ <sub>min</sub> = -40°	$^{\circ}$ C, T <sub>max</sub> =	+85°C)
PARAMETERS	CONDITIONS	TEMP		RATINGS		UNITS	NOTES
			MIN	TYP	MAX		2
RESOLUTION DIFF. INPUT VOLTAGE RANGE MAXIMUM CONVERSION RATE SNR SFDR	f <sub>in</sub> = 25MHz, A <sub>in</sub> = -1dBFS f <sub>in</sub> = 25MHz, A <sub>in</sub> = -1dBFS	Full Full +25°C +25°C	55 60 65	11 2.048 75 64 74		Bits V MSPS dBFS dBc	1 1 1 1
DYNAMIC PERFORMANCE large-signal bandwidth overvoltage recovery time effective aperture delay (Ta) aperture jitter	A <sub>in</sub> = -3dBFS A <sub>in</sub> = 1.5FS (0.01%)	+25°C +25°C +25°C +25°C		300 12 -0.41 0.3		MHz ns ns ps(rms)	
NOISE AND DISTORTION signal-to-noise ratio (w/o 50 harmonic $f_{in} = 5.0MHz$ $f_{in} = 25MHz$ $f_{in} = 75MHz$ $f_{in} = 150MHz$ $f_{in} = 250MHz$ spurious-free dynamic range	s) $A_{in} = -1dBFS$ $A_{in} = -1dBFS$ $A_{in} = -3dBFS$ $A_{in} = -15dBFS$ $A_{in} = -15dBFS$	Full Full Full Full Full	57	65 64 63 64 64		dBFS dBFS dBFS dBFS dBFS	1
$f_{in} = 5.0$ MHz $f_{in} = 25$ MHz $f_{in} = 75$ MHz $f_{in} = 150$ MHz $f_{in} = 250$ MHz $f_{in} = 250$ MHz intermodulation distortion	$\begin{array}{l} A_{in}=-1dBFS\\ A_{in}=-1dBFS\\ A_{in}=-3dBFS\\ A_{in}=-15dBFS\\ A_{in}=-15dBFS\\ \end{array}$	Full Full Full Full Full	59	74 74 72 69 65		dBc dBc dBc dBc dBc dBc	1
$\begin{array}{l} f_{in1}=149.84MHz, \ f_{in2}=149.7MH\\ f_{in1}=249.86MHz, \ f_{in2}=249.69MI\\ \ dithered \ performance\\ spurious-free \ dynamic \ range\\ f_{in}=19MHz\\ \ intermodulation \ distortion\\ f_{in1}=74MHz, \ f_{in2}=75MHz \end{array}$	z $A_{in} = -10 dBFS$ Hz $A_{in} = -10 dBFS$ $A_{in} = -6 dBFS$ $A_{in} = -12 dBFS$	+25°C +25°C +25°C +25°C		68 58 85 83		dBFS dBFS dBFS dBFS	
DC ACCURACY AND PERFORMANCE differential non-linearity integral non-linearity offset error gain error V <sub>ref</sub>	$f_{in} = 5MHz, A_{in} = -1dBFS$ $f_{in} = 5MHz, A_{in} = -1dBFS$	Full Full Full Full +25°C	-30 2.2	±0.8 ±2.0 0 1.2 2.37	30 2.6	LSB LSB mV %FS V	1
ANALOG INPUTS analog differential input voltage range analog input resistance (single ended) analog input resistance (differential) analog input capacitance (single-ende	d)	Full Full Full Full		2.048 500 1000 2		V <sub>pp</sub> Ω Ω pF	
ENCODE INPUTS (Universal) VIH VIL differential input swing		+25°C +25°C +25°C	0 0.2		5	V V V	3, 4 3, 4 3, 4
DIGITAL OUTPUTS output voltage OUTLEV = 1 (open) OUTLEV = 0 (GND)	logic LOW logic HIGH logic HIGH	+25°C +25°C +25°C	3.2 2.4	0.01 3.5 2.7	0.4 3.8 3.0	V V V	1 1 1
POWER REQUIREMENTS +5V supply current Power dissipation V <sub>CC</sub> power supply rejection ratio		Full Full +25°C		128 640 64	150 750	mA mW dB	1

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

<b>CLC5955 Electrical Characteristics</b> (V <sub>cc</sub> = +5V, 55MSPS; unless specified) (T <sub>min</sub> = -40°C, T <sub>max</sub> = +85°C)								
PARAMETERS	CONDITIONS	SYMB	TEMP		RATINGS		UNITS	NOTES
				MIN	TYP	MAX		2
<b>TIMING</b> ( $C_L = 7pF$ DATA; 10pF DAV) max conversion rate (ENCODE) min conversion rate (ENCODE) pulse width high (ENCODE) pulse width low (ENCODE) ENCODE falling edge to DATA not v ENCODE falling edge to DATA guar rising ENCODE to rising DAV delay DATA setup time before rising DAV DATA hold time after rising DAV pipeline latency	50% threshold 50% threshold valid anteed valid 50% threshold	t <sub>P</sub> t <sub>M</sub> t <sub>DNV</sub> t <sub>DGV</sub> t <sub>S</sub> t <sub>H</sub>	드 오 25일 프 프 프 프 프 프 + F F F F F F F F F F F F F F F F F F	55 9.1 9.1 8.3 8.3 t <sub>M</sub> -2.4 t <sub>P</sub> -1.6	75 10	17.8 12.6 3.0	MSPS MSPS ns ns ns ns ns clk cycle	1 3 3 3 3 3 3 3 3

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Notes

1) These parameters guaranteed by test.

- 2) Typical specifications are based on the mean test values of deliverable converters from the first three diffusion lots.
- Values guaranteed based on characterization and simulation.

# Abcoluto Maximum Patingo

ADSOIULE MAXIMUM NA	lings
positive supply voltage (V <sub>cc</sub> )	-0.5V to +6V
differential voltage between any two grounds	<100mV
analog input voltage range	GND to V <sub>cc</sub>
digital input voltage range	-0.5V to +V <sub>cc</sub>
output short circuit duration (one-pin to ground)	infinite
junction temperature	175°C
storage temperature range	-65°C to 150°C
lead solder duration (+300°C)	10sec
ESD tolerance	
human body model	2000V
machine model	200V

Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability.

4) See page 8, Figure 3 for ENCODE Inputs circuit.

## **Recommended Operating Conditions**

positive supply voltage (V <sub>cc</sub> )	+5V ±5%
analog input voltage range	2.048V <sub>pp</sub> diff.
operating temperature range	-40°C to +85°C

Package Thermal Resistance					
Package	$AL^{\Theta}$	θJC			
48-pin TSSOP	56°C/W	16°C/W			

### Reliability Information

Transistor count

5000

Ordering Information			
Model	Temperature Range	Description	
CLC5955MTDX	-40°C to +85°C	48-pin TSSOP (TNR 1000 pc reel)	



### CLC5955 Typical Performance Characteristics (V<sub>cc</sub> = +5V)



# CLC5955 Typical Performance Characteristics $(v_{cc} = +5V)$



### **Physical Dimensions**



# **CLC5955 Pin Definitions**

			$A_{IN}, \overline{A_{IN}}$	(Pins 13, 14) Differential input with a common mode
GND	1	48 GND		voltage of +2.4V. The ADC full scale input is 1.024Vnn
GND	2	47 GND		on each of the complimentary input signals.
GND	3	46 +DV <sub>CC</sub>		••••••••••••••••••••••••••••••••••••••
GND	4	45 D10 (MSB)	ENCODE,	(Pins 9, 10) Differential clock where ENCODE initiates a
+AV <sub>CC</sub>	5	44 D9	ENCODE	new data conversion cycle on each rising edge. Logic for
+AVcc	6	43 D8		these inputs are 50% duty cycle universal differential signal
+AV <sub>CC</sub>		42 D7		(>200mV). The clock input is internally biased to $V_{CC}/2$ with
GND	8	41 D6		a termination impedance of 2.5k $\Omega$ .
ENCODE	9	40 D5		
ENCODE	10	39 D4	D0-D10	(Pins 31-34, 39-45) Digital data outputs are CMOS and
GND	11	38 +DVcc		I I L compatible. Du is the LSB and D I U is the MSB. MSB
GND	12	37 +DV <sub>CC</sub>		Current limited to cource/sink 2.5mA typical
AIN	13	36 GND		ourrent innited to source/sink 2.5mA typical.
AIN	14	35 GND	DAV	(Pin 27) Data Valid Clock, Data is valid on rising edge
GND	15	34 D3	27.0	Current limited to source/sink 5mA typical.
+AV <sub>CC</sub>	16	33 D2		······································
+AVcc	17	32 D1	OUTLEV	(Pin 28) Output Logic 3.3V or 2.5V option.
$+AV_{CC}$	18	31 D0 (LSB)		Open = 3.3V, GND = 2.5V.
GND	19	30 OGND		
GND	20	29 NC	V <sub>CM</sub>	(Pin 21) Internal common mode voltage reference. Nominally
Vcm	21	28 OUTLEV		+2.4V. Can be used for the input common mode voltage.
+AV <sub>CC</sub>	22	27 DAV		I his voltage is derived from an internal bandgap reference.
GND	23	26 GND		Failure to buffer this signal can cause errors in the internal
GND	24	25 GND		has currents
				bias currents.
			GND	(Pins 1-4, 8, 11, 12, 15, 19, 20, 23-26, 35, 36, 47, 48) circuit ground.
				0
			+AV <sub>CC</sub>	(Pins 5-7, 16-18, 22,) +5V power supply for the analog
				section. Bypass to ground with a 0.1µF capacitor.
			+DV <sub>CC</sub>	(Pins 37, 38, 46) +5V power supply for the digital section.
				Bypass to ground with a $0.1\mu F$ capacitor.
			NC	(Pin 29) No connect. May be left open or grounded.
				(Pin 30) Option ground May be tigd to GND or left fleating
			Gand	

### **CLC5955 Applications**

#### **Analog Inputs and Bias**

Figure 1 depicts the analog input and bias scheme. Each of the differential analog inputs are internally biased to a nominal voltage of 2.40 volts DC through a  $500\Omega$  resistor to a low impedance buffer. This enables a simple interface to a broadband RF transformer with a center-tapped output winding that is decoupled to the analog ground. If the application requires the inputs to be DC coupled, the V<sub>cm</sub> output can be used to establish the proper common -mode input voltage for the ADC. The V<sub>cm</sub> voltage reference is generated from an internal bandgap source that is very accurate and stable.



Figure 1: CLC5955 Bias Scheme

The V<sub>cm</sub> output may also be used to power down the ADC. When the V<sub>cm</sub> pin is pulled above 3.5V, the internal bias mirror is disabled and the total current is reduced to less than 10mA. Figure 2 depicts how this function can be used. The diode is necessary to prevent the logic gate from altering the ADC bias value.



Figure 2: Power Shutdown Scheme

#### **ENCODE Clock Inputs**

The CLC5955's differential input clock scheme is compatible with all commonly used clock sources. Although small differential and single-ended signals are adequate, for best aperture jitter performance a low noise differential clock with a high slew rate is preferred. As depicted in Figure 3, both ENCODE clock inputs are internally biased to  $V_{CC}/2$  though a pair of 5K $\Omega$  resistors. The clock input buffer operates with any common-mode voltage between the supply and ground.



Figure 3: CLC5955 ENCODE Clock Inputs

The internal bias resistors simplify the clock interface to another center-tapped transformer as depicted in Figure 4. A low phase noise, RF synthesizer of moderate amplitude  $(1 - 4V_{DD})$  can drive the ADC through this interface.



Figure 4: Transformer Coupled Clock Scheme

Figures 5 shows the clock interface scheme for square wave clock sources.



Figure 5: TTL, 3V or 5V CMOS Clock Scheme



Figure 6: CLC5955 Digital Outputs

#### **Digital Outputs and Level Select**

Figure 6 depicts the digital output buffer and bias used in the CLC5955. Although each of the eleven output bits uses a controlled current buffer to limit supply transients, it is recommended that parasitic loading of the outputs is minimized. Because these output transients are harmonically related to the analog input signal, excessive loading will degrade ADC performance at some frequencies.

The logic high level is slaved to the internal 2.4 voltage reference. The OUTLEV control pin selects either a 3.3V or 2.5V logic high level. An internal pullup resistor selects the 3.3 volt level as the default when the OUTLEV pin is left open. Grounding the OUTLEV pin selects the 2.5V logic high level.

To ease user interface to subsequent digital circuitry, the CLC5955 has a data valid clock output (DAV). In order to match delays over IC processing variables, this digital output also uses the same output buffer as the data bits. The DAV clock output is simply a delayed version of the ENCODE input clock. Since the ADC output data change is slaved to the falling edge of the ENCODE clock, the rising DAV clock edge occurs near the center of the data valid window (or eye) regardless of the sampling frequency.

### Minimum Conversion Rate

This ADC is optimized for high-speed operation. The internal bipolar track and hold circuits will cause droop errors at low sample rates. The point at which these errors cause a degradation of performance is listed on the specifications page as the minimum conversion rate. If a lower sample rate is desired, the ADC should be clocked at a higher rate, and the output data should be decimated. For example, to obtain a 10MSPS output, the ADC should be clocked at 20MHz, and every other output sample should be used. No significant power savings occurs at lower sample rates, since most of the power is used in analog circuits rather than digital circuits.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 E-mail: support@nsc.com www.national.com

#### National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: +49 (0) 1 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Francais Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 E-mail: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.