

# NX5P1000

## Logic controlled high-side power switch

Rev. 1 — 29 April 2013

Product data sheet

## 1. General description

The NX5P1000 is an advanced power switch and ESD- protection device for USB OTG applications. The device includes under voltage and over voltage lockout, over-current, over-temperature, reverse bias and in-rush current protection circuits. These circuits are designed to isolate a VBUS OTG voltage source automatically from a VBUS interface pin when a fault condition occurs. The device features two power switch terminals, one input (VINT) and one output (VBUS). It has a current limit input (ILIM) for defining the over-current and in-rush current limit. A voltage detect output (VDET) is used to determine when VINT is in the correct voltage range. An open-drain fault output ( $\overline{\text{FAULT}}$ ) indicates when a fault condition has occurred and an enable input (EN) controls the state of the switch. When EN is set LOW the device enters a low-power mode, disabling all protection circuits except the undervoltage lockout. The low-power mode can be entered at anytime unless the over temperature protection circuit has been triggered.

Designed for operation from 3 V to 5.5 V, it is used in power domain isolation applications to protect from out of range operation. The enable input includes integrated logic level translation making the device compatible with lower voltage processors and controllers.

## 2. Features and benefits

- Wide supply voltage range from 3 V to 5.5 V
- 30 V tolerant on VBUS
- $I_{SW}$  maximum 1 A continuous current
- Very low ON resistance: 100 m $\Omega$  (maximum) at a supply voltage of 4.0 V
- Low-power mode (ground current 20  $\mu$ A typical)
- 1.8 V control logic
- Soft start turn-on slew rate
- Protection circuitry
  - ◆ Over-temperature protection
  - ◆ Over-current protection with low current output mode
  - ◆ Reverse bias current/Back drive protection
  - ◆ Overvoltage lockout
  - ◆ Undervoltage lockout
  - ◆ Analog voltage limited VBUS monitor path
- ESD protection:
  - ◆ HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
  - ◆ IEC61000-4-2 contact discharge exceeds 8 kV for pins VBUS, D-, D+ and ID
- Specified from -40 °C to +85 °C



### 3. Applications

- USB OTG applications

### 4. Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
NX5P1000UK	-40 °C to +85 °C	WLCSP12	wafer level chip-scale package; 12 bumps; 1.36 × 1.66 × 0.51 mm, 0.4 mm pitch (Backside Coating included)	NX5P1000

### 5. Marking

Table 2. Marking codes

Type number	Marking code
NX5P1000UK	NX5P1

### 6. Functional diagram




Fig 1. Logic symbol




Fig 2. Logic diagram (simplified schematic)

## 7. Pinning information

### 7.1 Pinning




Fig 3. Pin configuration WLCSP12 package




Fig 4. Ball mapping for WLCSP12

### 7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
VINT	A1, B1	internal circuitry voltage I
VBUS	A3, B3	external connector voltage O
EN	C1	enable input (active HIGH) I
ILIM	D1	current limiter I/O

Table 3. Pin description ...continued

Symbol	Pin	Description
VDET	A2	VBUS voltage level indicator O
$\overline{\text{FAULT}}$	B2	fault condition indicator (open-drain; active LOW)
GND	C2	ground (0 V)
D-	D2	ESD-protection I/O
D+	D3	ESD-protection I/O
ID	C3	ESD-protection I/O

## 8. Functional description

Table 4. Function table<sup>[1]</sup>

EN	VINT	VBUS	$\overline{\text{FAULT}}$	Operation mode
X	0 V	Z	L	no supply
X	0 V	< 30 V	Z	disabled; switch open
X	< 3.2 V	Z	L	undervoltage lockout; switch open
H	> 5.5 V	Z	L	overvoltage lockout; switch open
H	3.2 V to 5.5 V	Z	L	over-temperature; switch open
L	3.2 V to 5.5 V	Z	Z	disabled; switch open
H	3.2 V to 5.5 V	VBUS = VINT	Z	enabled; switch closed; active
H	3.2 V to 5.5 V	0 V to VINT	L	over-current; switch open; constant current on VBUS
H	3.2 V to 5.5 V	0 V to VINT	L	when ILIM is connected to GND, VBUS is supplied with 10 mA current source
H	3.2 V to 5.5 V	$V_{\text{INT}} + 30 \text{ mV} < \text{VBUS} < V_{\text{INT}} + 0.45 \text{ V} (> 4 \text{ ms})$	L	reverse bias current/back drive; switch open
H	3.2 V to 5.5 V	$\text{VBUS} > V_{\text{INT}} + 0.45 \text{ V}$	L	reverse bias current/back drive; switch open

[1] H = HIGH voltage level; L = LOW voltage level, Z = high-impedance OFF-state, X = Don't care.

Table 5. Function table VDET versus VBUS<sup>[1]</sup>

VBUS	VDET	Operation mode
$3 \text{ V} < \text{VBUS} < 30 \text{ V}$	$1.5 < \text{VDET} < 5.5 \text{ V}$	VDET detects VBUS voltage

[1] See [Figure 22](#).

### 8.1 EN input

When the EN is set LOW, the N-channel MOSFET is disabled. The device enters low-power mode disabling all protection circuits except the undervoltage lockout circuit and setting the  $\overline{\text{FAULT}}$  output high impedance. When EN is set HIGH, all protection circuits are enabled. If an  $R_{\text{LIM}}$  current limit resistor is detected and no fault conditions exist, the N-channel MOSFET is enabled.

### 8.2 Undervoltage lockout

Independent of the logic level on the EN pin, the undervoltage lockout (UVLO) circuit disables the N-channel MOSFET. It sets the  $\overline{\text{FAULT}}$  output LOW and enters low-power mode until  $V_{\text{INT}} > 3.2 \text{ V}$ . Once  $V_{\text{INT}} > 3.2 \text{ V}$ , the state of the N-channel MOSFET controls the EN pin. The UVLO circuit remains active in low-power mode.

### 8.3 Overvoltage lockout

When EN is set HIGH, the overvoltage lockout (OVLO) circuit disables the N-channel MOSFET. If  $V_{INT} > 5.75\text{ V}$ , the  $\overline{\text{FAULT}}$  output is set LOW. The OVLO circuit is disabled in low-power mode and does not influence the  $\overline{\text{FAULT}}$  output state. If the OVLO circuit is active, setting the EN pin LOW returns the device to low-power mode.

### 8.4 ILIM

The over-current protection circuit's (OCP) trigger value  $I_{OS}$ , can be set using an external resistor  $R_{ILIM}$  connected to the ILIM pin (see [Figure 6](#)). When EN is set HIGH and the ILIM pin is grounded, the N-channel MOSFET is disabled. In addition, VBUS is supplied by the 10 mA current source and the  $\overline{\text{FAULT}}$  output set LOW.

### 8.5 Over-current protection

If the current through the N-channel MOSFET exceeds  $I_{OS}$  for 20  $\mu\text{s}$  or  $V_{BUS} < V_{INT} - 200\text{ mV}$ , the over-current protection (OCP) circuit disables the N-channel MOSFET within 2  $\mu\text{s}$ . It supplies VBUS from the 10 mA current source and indicates a fault condition by setting the  $\overline{\text{FAULT}}$  pin LOW. The OCP circuit is automatically reset when  $V_{INT} > V_{BUS} > V_{INT} - 200\text{ mV}$  for 20  $\mu\text{s}$ . The N-channel MOSFET assumes the state defined by the EN input, the 10 mA current source is disconnected and the  $\overline{\text{FAULT}}$  pin is set high impedance. If the OCP circuit is active, setting the EN pin LOW returns the device to low-power mode.

### 8.6 Over-temperature protection

When EN is set HIGH and the device temperature exceeds 125 °C, the Over-temperature protection (OTP) circuit disables the N-channel MOSFET. It indicates a fault condition by setting the  $\overline{\text{FAULT}}$  pin LOW. Any transition on the EN pin has no effect. Once the device temperature decreases to below 115 °C, the device returns to the defined state. The OTP circuit is disabled in low-power mode. However, if the OTP circuit is active, setting the EN pin LOW does not return the device to low-power mode.

### 8.7 Reverse bias current/back drive protection

When EN is set HIGH, if  $(V_{INT} + 30\text{ mV}) < V_{BUS} < (V_{INT} + 0.45\text{ V})$  for longer than 4 ms, or if  $V_{BUS} > (V_{INT} + 0.45\text{ V})$ , the reverse-bias current protection circuit (RCP) disables the N-channel MOSFET. It indicates a fault condition by setting the  $\overline{\text{FAULT}}$  pin LOW. Once  $V_{BUS} < V_{INT}$  for longer than 4 ms the device returns to the defined state. If the RCP circuit is active, setting the EN pin LOW returns the device to low-power mode.

### 8.8 $\overline{\text{FAULT}}$ output

The  $\overline{\text{FAULT}}$  output is an open-drain output that requires an external pull-up resistor. If any of the UVLO, OVLO, RCP, OCP or OTP circuits are activated the  $\overline{\text{FAULT}}$  output is set LOW to indicate a fault has occurred. The  $\overline{\text{FAULT}}$  output returns to the high impedance state automatically once the fault condition is removed.

### 8.9 VDET output

VDET is an analog output that allows a controller to monitor the voltage level on VBUS.

8.10 In-rush current protection

When either the EN pin or a recovered fault condition enables the N-channel MOSFET, the in-rush current protection circuit affects the switch. It causes the switch to behave as a current source during the time VBUS ramps up to VINT - 200 mV. The resistor connected to ILIM determines the current. The in-rush current protection circuit is disabled in low-power mode.

9. Application diagram

The NX5P1000 typically connects a voltage source on VINT to the VBUS of a USB connector supporting USB3 OTG in a portable, battery operated device. The external resistor R<sub>ILIM</sub> sets the maximum current limit threshold. The FAULT signal requires an additional external pull-up resistor. This resistor should be connected to a supply voltage matching the logic input pin supply level it is connected to.




Fig 5. NX5P1000 application diagram

## 10. Limiting values

**Table 6. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>I</sub>	input voltage	VBUS	[1] -0.5	+32	V
		VINT	[1] -0.5	+6.0	V
		EN, ILIM	[2] -0.5	VINT + 0.5	V
		D-, D+, ID	[1] -0.5	+6.0	V
V <sub>O</sub>	output voltage	FAULT	-0.5	+6.0	V
I <sub>IK</sub>	input clamping current	EN: V <sub>I</sub> < -0.5 V	-50	-	mA
I <sub>SK</sub>	switch clamping current	VBUS; VINT; V <sub>I</sub> < -0.5 V	-50	-	mA
I <sub>SW</sub>	switch current	T <sub>amb</sub> = 85 °C	-	±1000	mA
T <sub>j(max)</sub>	maximum junction temperature		-40	+125	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation		[3] -	100	mW

[1] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed.

[2] The minimum input voltage rating may be exceeded if the input current rating is observed.

[3] The (absolute) maximum power dissipation depends on the junction temperature T<sub>j</sub>. Higher power dissipation is allowed in conjunction with lower ambient temperatures. The conditions to determine the specified values are T<sub>amb</sub> = 85 °C and the use of a two layer PCB.

## 11. Recommended operating conditions

**Table 7. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>I</sub>	input voltage	VINT	3.0	5.5	V
		EN, ILIM	0	VINT	V
V <sub>O</sub>	output voltage	VBUS; EN = LOW	0	30	V
V <sub>I/O</sub>	input/output voltage	D-, D+, ID	0	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+85	°C

## 12. Thermal characteristics

**Table 8. Thermal characteristics**

Symbol	Parameter	Conditions	Typ	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient		[1][2] 73	K/W

[1] The overall R<sub>th(j-a)</sub> can vary depending on the board layout. To minimize the effective R<sub>th(j-a)</sub>, all pins must have a solid connection to larger Cu layer areas e.g. to the power and ground layer. In multi-layer PCB applications, the second layer should be used to create a large heat spreader area right below the device. If this layer is either ground or power, it should be connected with several vias to the top layer connecting to the device ground or supply. Try not to use any solder-stop varnish under the chip.

[2] Rely on the measurement data given for a rough estimation of the R<sub>th(j-a)</sub> in your application. The actual R<sub>th(j-a)</sub> value may vary in applications using different layer stacks and layouts

### 13. Static characteristics

**Table 9. Static characteristics**
 $V_{I(VINT)} = 4.0\text{ V to }5.5\text{ V}$ ; unless otherwise specified; Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = -40 °C to +85 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input voltage	EN input	1.2	-	-	1.2	-	V
V <sub>IL</sub>	LOW-level input voltage	EN input	-	-	0.4	-	0.4	V
V <sub>O</sub>	output voltage	V <sub>DET</sub> ; I <sub>VDET</sub> = -2 mA; 3 V < V <sub>BUS</sub> < 30 V	1.5	-	5.5	1.5	5.5	V
V <sub>OL</sub>	LOW-level output voltage	$\overline{\text{FAULT}}$ , I <sub>O</sub> = 8 mA	-	-	0.5	-	0.5	V
I <sub>O</sub>	output current	Current source	-	10	-	8	15	mA
		EN = HIGH; $\overline{\text{FAULT}}$ = Hi-Z	-	-	I <sub>OS</sub>	-	I <sub>OS</sub>	mA
I <sub>OS</sub>	output short-circuit current	EN = HIGH; see <a href="#">Figure 6</a>	-	-	-	-	-	mA
R <sub>pu</sub>	pull-up resistance	$\overline{\text{FAULT}}$	20	-	200	-	-	kΩ
V <sub>pu</sub>	pull-up voltage	$\overline{\text{FAULT}}$	-	-	V <sub>INT</sub>	-	V <sub>INT</sub>	V
R <sub>ILIM</sub>	current limit resistance	ILIM	40	-	300	40	300	kΩ
I <sub>GND</sub>	ground current	V <sub>BUS</sub> open; EN = LOW; see <a href="#">Figure 7</a> and <a href="#">Figure 8</a>	-	20	-	-	40	μA
		V <sub>BUS</sub> open; EN = HIGH; see <a href="#">Figure 7</a> and <a href="#">Figure 8</a>	-	220	-	-	330	μA
I <sub>OFF</sub>	power-off leakage current	V <sub>BUS</sub> = 0 V to 30 V; V <sub>INT</sub> = 0 V; see <a href="#">Figure 9</a>	<sup>[2]</sup>	2	-	-	20	μA
I <sub>S(OFF)</sub>	OFF-state leakage current	V <sub>BUS</sub> = 0 V to 30 V; see <a href="#">Figure 10</a> and <a href="#">Figure 11</a>	<sup>[2]</sup>	2	-	-	20	μA
V <sub>UVLO</sub>	undervoltage lockout voltage		3.0	3.2	3.4	3.0	3.4	V
V <sub>OVLO</sub>	overvoltage lockout voltage		5.5	5.75	6.0	5.5	6.0	V
V <sub>hys(OVLO)</sub>	overvoltage lockout hysteresis voltage		-	150	-	-	-	mV
C <sub>I/O</sub>	input/output capacitance	D-, D+, ID	-	3	-	-	-	pF
C <sub>I</sub>	input capacitance	EN	-	2	-	-	-	pF
C <sub>S(ON)</sub>	ON-state capacitance		-	-	1	-	1	nF

[1] Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>I(VINT)</sub> = 5.0 V.

[2] Typical value is measured at T<sub>amb</sub> = 25 °C and V<sub>I(VBUS)</sub> = 5.0 V.



13.1 Graphs





Fig 6. Typical over-current and in-rush current limit versus the external resistor value.



- (1) Enabled
- (2) Disabled

Fig 7. Typical ground current versus temperature






Fig 8. Typical ground current versus input voltage



- (1)  $T_{amb} = 85\text{ °C}$
- (2)  $T_{amb} = 25\text{ °C}$
- (3)  $T_{amb} = -40\text{ °C}$

Fig 9. Typical power-off leakage current versus input voltage on pin VBUS




13.2 ON resistance

Table 10. ON resistance

At recommended operating conditions; voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	T <sub>amb</sub> = 25 °C			T <sub>amb</sub> = -40 °C to +85 °C		Unit
			Min	Typ	Max	Min	Max	
R <sub>ON</sub>	ON resistance	switch enabled; I <sub>LOAD</sub> = 200 mA; see Figure 12, Figure 13 and Figure 14						
		V <sub>I(VINT)</sub> = 4.0 V to 5.5 V	-	60	-	-	100	mΩ

13.3 ON resistance test circuit and waveforms






Fig 13. Typical ON resistance versus temperature




Fig 14. Typical ON resistance versus input voltage


## 14. Dynamic characteristics

Table 11. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 16](#).  $V_{I(VINT)} = 4.0 \text{ V to } 5.5 \text{ V}$ .

Symbol	Parameter	Conditions	$T_{amb} = 25 \text{ °C}$			$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$		Unit
			Min	Typ	Max	Min	Max	
$t_{en}$	enable time	EN to VBUS; see <a href="#">Figure 15</a>	-	0.24	-	0.16	-	ms
$t_{dis}$	disable time	EN to VBUS; see <a href="#">Figure 15</a>	-	1.5	-	-	-	ms
$t_{on}$	turn-on time	EN to VBUS; see <a href="#">Figure 15</a>	-	0.63	-	0.52	-	ms
$t_{off}$	turn-off time	EN to VBUS; see <a href="#">Figure 15</a>	-	34.5	-	-	-	ms
$t_{TLH}$	LOW to HIGH output transition time	VBUS; see <a href="#">Figure 15</a>	-	0.39	-	0.16	-	ms
$t_{THL}$	HIGH to LOW output transition time	VBUS; see <a href="#">Figure 15</a>	-	33	-	-	-	ms

14.1 Waveforms, graphs and test circuit




Measurement points are given in [Table 12](#).  
 Logic level:  $V_{OH}$  is the typical output voltage that occurs with the output load.

Fig 15. Switching times

Table 12. Measurement points

Supply voltage	EN Input	Output	
$V_{I(VINT)}$	$V_M$	$V_X$	$V_Y$
4.0 V to 5.5 V	$0.5 \times V_I$	$0.9 \times V_{OH}$	$0.1 \times V_{OH}$




Test data is given in [Table 13](#).  
 Definitions test circuit:  
 $R_L$  = Load resistance.  
 $C_L$  = Load capacitance including jig and probe capacitance.  
 $V_{EXT}$  = External voltage for measuring switching times.

Fig 16. Test circuit for measuring switching times

Table 13. Test data


Supply voltage	Input	Load	
$V_{EXT}$	$V_I$	$C_L$	$R_L$
4.0 V to 5.5 V	1.5 V	100 $\mu$ F	150 $\Omega$



EN = 1.5 V; VINT = 4 V;  $R_L = 150 \Omega$ ;  $C_L = 220 \mu\text{F}$ ;  
 $R_{ILIM} = 50 \text{ k}\Omega$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

- (1) EN
- (2) VBUS
- (3)  $I_{I(VINT)}$


Fig 17. Typical enable time and in-rush current



EN = 1.5 V; VINT = 5.5 V;  $R_L = 150 \Omega$ ;  $C_L = 220 \mu\text{F}$ ;  
 $R_{ILIM} = 50 \text{ k}\Omega$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .


- (1) EN
- (2) VBUS
- (3)  $I_{I(VINT)}$

Fig 18. Typical enable time and in-rush current




EN = 1.5 V; VINT = 4 V;  $R_L = 150 \Omega$ ;  $C_L = 100 \mu\text{F}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig 19. Typical enable time versus current limit resistance ( $R_{ILIM}$ )



EN = 1.5 V; VINT = 4 V;  $R_L = 150 \Omega$ ;  $C_L = 100 \mu\text{F}$ ;  
 $R_{ILIM} = 50 \text{ k}\Omega$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig 20. Typical disable time



EN = 1.5 V; VINT = 5.5 V;  $R_L = 150 \Omega$ ;  $C_L = 100 \mu\text{F}$ ;  
 $R_{LIM} = 50 \text{ k}\Omega$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig 21. Typical disable time





Fig 22. Typical VDET versus VBUS

**15. Package outline**

**WLCSP12: wafer level chip-scale package;  
12 bumps; 1.36 x 1.66 x 0.51 mm, 0.4 mm pitch (Backside coating included)**

**NX5P1000**



**Fig 23. Package outline NX5P1000 (WLCSP12)**

## 16. Abbreviations

**Table 14. Abbreviations**

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MOSFET	Metal-Oxide Semiconductor Field Effect Transistor
OCP	Overcurrent Protection
OTP	Overtemperature Protection
RCP	Reverse Current Protection
USB OTG	Universal Serial Bus On-The-Go
UVLO	Undervoltage lockout
VBUS	USB Power Supply
OVLO	Overvoltage lockout

## 17. Revision history

**Table 15. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX5P1000 v.1	20130429	Product data sheet	-	-



## 18. Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 19. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**20. Contents**

**1 General description . . . . . 1**

**2 Features and benefits . . . . . 1**

**3 Applications . . . . . 2**

**4 Ordering information . . . . . 2**

**5 Marking . . . . . 2**

**6 Functional diagram . . . . . 2**

**7 Pinning information . . . . . 3**

7.1 Pinning . . . . . 3

7.2 Pin description . . . . . 3

**8 Functional description . . . . . 4**

8.1 EN input . . . . . 4

8.2 Undervoltage lockout . . . . . 4

8.3 Overvoltage lockout . . . . . 5

8.4 ILIM . . . . . 5

8.5 Over-current protection . . . . . 5

8.6 Over-temperature protection . . . . . 5

8.7 Reverse bias current/back drive protection . . . . . 5

8.8 FAULT output . . . . . 5

8.9 VDET output . . . . . 5

8.10 In-rush current protection . . . . . 6

**9 Application diagram . . . . . 6**

**10 Limiting values . . . . . 7**

**11 Recommended operating conditions . . . . . 7**

**12 Thermal characteristics . . . . . 7**

**13 Static characteristics . . . . . 8**

13.1 Graphs . . . . . 9

13.2 ON resistance . . . . . 10

13.3 ON resistance test circuit and waveforms . . . . . 10

**14 Dynamic characteristics . . . . . 11**

14.1 Waveforms, graphs and test circuit . . . . . 12

**15 Package outline . . . . . 15**

**16 Abbreviations . . . . . 16**

**17 Revision history . . . . . 16**

**18 Legal information . . . . . 17**

18.1 Data sheet status . . . . . 17

18.2 Definitions . . . . . 17

18.3 Disclaimers . . . . . 17

18.4 Trademarks . . . . . 18

**19 Contact information . . . . . 18**

**20 Contents . . . . . 19**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 29 April 2013  
 Document identifier: NX5P1000