
					,												
							RE\	/151	ONS								
		LTR			DESC	RIP	TIOF	1			DA	TE	Ŀ	APP	RO	/ED	
		А	A Add device type 03. Add case outline Y. Change supply voltage range, changes to table I. Editorial changes throughout. Change drawing CAGE number to 67268.						20	Aug 87		Ma	Y.C.	ud	F->		
·																	
REV A	111					Т		<del></del>	1	т-	1 1	_	1	٦,		1	
PAGE 28	<del>                                      </del>	<del>1    </del>		$\vdash$			$\vdash$	+-	$\vdash$	$\dagger$	H	+	$\dagger$	+	╁╌		_
REV STATUS REV A	A A A		АА	A A			Α		АА			A A		ΑА	A	Α	Α
OF PAGES PAGES 1	2 3 4		7 8	9 10	11 1	213	14 1	5 16	17 18	19	20 2	1 22	2   2	3 24	25	26	27
Defense Electronics Supply Center Dayton, Ohio	PREPAR CHECKE	8 BY	Pitz	•			Th all [	is dra Depar	ITA wing i tments Defens	s av	ailabl	e for	r us	se by			
Original date of drawing: 20 May 1986	APPROX	went of Defense  TITLE: MICROPROCESSOR, 16-BIT N-CHANNEL, MONOLITHIC MICROCIRCUIT				IT,	.100	N									
	SIZE	code,	726		·	DI	NG I	NO.	59	96	2-	-8	5	14	8		
AMSC N/A	REV		Α					PAG	E	1	OF	•		28			



- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit function
01	M80286-8	8 MHz	16-bit microprocessor
02	M80286-6	6 MHz	16-bit microprocessor
03	M80286-10	10 MHz	16-bit microprocessor

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

X

Case outline

P-AC 68-terminal (1.160" by 1.160") pin grid array 68-terminal ceramic quad package (see figure 3)

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage (VCC)	4.75 V dc minimum to 5.25 V dc maximum
Minimum high level input voltage (V <sub>IH</sub> ):	
Logic inputs	2.0 V dc to V <sub>CC+</sub> .5 V dc
Clock input	3.8 V dc to V <sub>CC+</sub> .5 V dc
Maximum low level input voltage (V <sub>IL</sub> ):	
Logic inputs	
Clock input	-0.5 V dc to 0.6 V dc
Minimum high level output voltage	
Maximum low level output voltage	0.45 V dc
Frequency of operation:	
01	8 MHz
02	6 MHz
03	10 MHz
Case operating temperature range	-55 C to +125 C

MILITARY	DRAWING						
DEFENSE ELECTRONICS SUPPLY CENTER							
DAYTO	N, OHIO						

SIZE			NO.	DWG NO	١.			
A	67	7268		5962-85148				
		REV	A		PAGE	2		

#### APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

**STANDARD** 

**MILITARY** 

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
  - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 and figure 3.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

MILITARY DRAWING	SIZE A	67268	D <b>w</b> G NO. 5962-85148
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE 3

	TABLE	I. Electrical performance chara	cteristics	<u>s</u> .			
Test	Symbol	Conditions   Conditions   -55°C < T <sub>C</sub> < +125°C   unless otherwise specified	Device   type	  Group A  subgroups	1	mits     Max	Unit
		V <sub>CC</sub> = 5.0 V ±5%				 	·
Input low voltage	VIL		All	1, 2, 3	-0.5	0.8	٧
Input high voltage	   ^ I H 	 	A11	1, 2, 3	2.0	  V <sub>CC+</sub>   0.5	٧
CLK input low voltage	IVILC		A11	1, 2, 3	  -0.5 	0.6	٧
CLK input high voltage	   A <sup>I HC</sup>		1 A11	1, 2, 3	3.8	  V <sub>CC+</sub>   0.5	V
Output low voltage	i v <sup>OT</sup>	I <sub>OL</sub> = 2.0 mA	A11	1, 2, 3		  0.45   	٧
Output high voltage	I A <sup>OH</sup>	I <sub>OH</sub> = -400 μA	A11	1, 2, 3	2.4		٧
Input leakage current	ILI	O V & VIN & VCC	A11	1, 2, 3		±10	μА
Input sustaining current on BUSY and ERROR pins	I IL	V <sub>IN</sub> = 0 V	A11	1, 2, 3	30	500 	μА
Output leakage current	I LO1	  0.45 V <u>&lt;</u> V <sub>OUT</sub> ≤ V <sub>CC</sub>	A11	1, 2, 3		   ±20   	μ <b>A</b>
Output leakage current $\frac{1}{4}$	I L02	0 V ≤ V <sub>OUT</sub> ≤ 0.45 V	A11   A11	1, 2, 3		±1 	mA
Supply current 2/	Icc		A11 	1, 2, 3		   600   	mA
CLK input capacitance	I CLK	F <sub>C</sub> = 1 MHz   See 4.3.1c	A]]	   4   		1 20   1	pF
Other input capacitance	IC <sub>IN</sub>	F <sub>C</sub> = 1 MHz	A11	1 4 1		   10   	pF
Input/Output capacitance	c <sub>0</sub>	F <sub>C</sub> = 1 MHz   See 4.3.1c	A11	4		   20   	pF

See footnotes at end of table.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
CODE IDENT. NO. DWG NO.
5962-85148

REV A PAGE 4

TABLE.	T.	Electrical	performance	characteristics	- Continued

Test	3/  WaVeform	Conditions	Device	Group A	<u>Lin</u>	Unit	
	reference   	-55°C < T <sub>C</sub> < +125°C unless otherwise specified V <sub>CC</sub> = 5.0 V ±5%	type     	subgroups   	   Min   	   Max 	
System clock period	1		01	9, 10, 11	1/   62	250	ns
	!		02	<u> </u>	83	250	 
		<u> </u>	03	<u> </u>	50	250	
System clock low time	2	0 1.0 V	01	9, 10, 11	1/	225	ns
			02	<u> </u>	20	225	    -
	 		03	<u> </u>	12	234	
System clock high time	3	0 3.6 V	01	9, 10, 11		1/   <b>2</b> 35	i ns
	1		02	1	1/	230	    -
	1		03	<u> </u>	<u>1/</u>   16_	238	! !
System clock rise time		1.0 V to 3.6 V	01, 02	  9, 10, 11		10	l ns
	}	<u> </u>	03	<u> </u>	<u> </u>	l   8	<u> </u>
System clock fall time		3.6 V to 1.0 V	01, 02	9, 10, 11		10	ns
	<u> </u>		03	<u> </u>		8	<u> </u>
Asynchronous input	4	[	01, 03	$\frac{1}{9}$ , 10, 11	20_	<u> </u>	l   ns
setup time <u>4</u> /			02		30_		<u> </u>
Asynchronous input	5		01, 03	$\frac{1}{1}$ 9, 10, 11	20_		l I ns
hold time <u>5</u> /	<u> </u>	]	02		l   30	 	
RESET setup time	6		01	] [9, 10, 11	28	! !	l L ns
	]	] [	02	T 	33	<u> </u>	<u> </u>
	<u> </u>		03		23	<u> </u>	1
RESET hold time	7		All	9, 10, 11	5	! ! !	l   ns
Read data setup time	8		01	9, 10, 11	1 10	1	ns
		! !	02	<u> </u>	20	i	<u> </u>
	ļ		- 03		8	1	i

See footnotes at end of table.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE
CODE IDENT. NO. DWG NO.
5962-85148

REV A PAGE 5

Test	3/  Wave-    form	Conditions -55°C < T <sub>C</sub> < +125°C unless otherwise specified	Device	Group A	Limits		Unit
	refer-   unless otherwise specified   V <sub>CC</sub> = 5.0 V ±5%			type  subgroups     		   Max   	
Read data hold time	9		A11	9, 10, 11	8		ns
Ready setup time	10		01	9, 10, 11	38		ns
			02	<u> </u>	50	1	 
			03		26	<u> </u>	<u> </u>
Ready hold time	11		01, 03	$\frac{1}{1}$ 9, 10, 11	25	! 	l Ins
			02		35		<u> </u>
Status/PEACK valid delay	12	<u>5</u> /, <u>6</u> /	01	9, 10, 11	1	40	ns
			02	-	1	55	[ [
· · · · · · · · · · · · · · · · · · ·	1 1		03	<u> </u>	1	22	
Address valid delay	13	<u>5</u> /, <u>6</u> /	01	9, 10, 11	1	60	ns
	į į		02	<u>į</u> _	1	80	 
			03	<u> </u>	1	47	
write data valid delay	14	5/, 6/	01	9, 10, 11		   50	   ns
			02	<u> </u>	1 1/	65	
	1 1		03		0	40	 
Address/status/data float delay	15	<u>5</u> /, <u>7</u> /	01	  9, 10, 11 <sub>_</sub>	0	50	l   ns
Tioac delay	<u> </u>		02	<u> </u>	0	80	<u>.</u>
			03	1	0	1 47	<u> </u>
HLDA valid delay	16	5/, 6/	01	9, 10, 11	1 0	50	l ns
	!!!	<del>-</del> -	02	Ţ ¯	1 0	80	Ţ

Guaranteed if not tested.

οİ

03

47

<sup>6/</sup> Output load:  $C_L$  = 100 pF. 7/ Float condition occurs when output current is less than  $I_{L0}$  in magnitude.

MILITARY DRAWING	SIZE	67268	DWG NO. 5962-85148
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE 6

Low temperature is worst case.

See figure 4.


Asynchronous inputs are INTR, NMI, HOLD, PEREQ, ERROR, and BUSY. This specification is given only

for testing purposes to assure recognition at a specific CLK edge.

Delay from 0.8 V on the CLK to 0.8 V or 2.0 V or float on the output as appropriate for valid or floating condition.

Case X

Component pad view -- As viewed from underside of component when mounted on the board.




NOTE: N.C. signals must not be connected.

FIGURE 1. Terminal connections.

MILITARY DRAWING	SIZE A	7268	DWG NO	5962-8514	18
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A		PAGE	7

Case X

P.C. Board View -- As viewed from the component side of the P.C. board.



NOTE: N.C. signals must not be connected.

FIGURE 1. Terminal connections - Continued.

MILITARY DRAWING	SIZE	67268	DWG NO.	5962-85148	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	,	REV A	PA	AGE {	3








FIGURE 1. <u>Terminal connections</u> - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	67268	DWG NO. 5962-85148	
		REV A	PAGE 9	




**FEB 86** 



  Symbol	Inch	es	  Millime 	eters	
   	l Min	   Max 	l Min	Max	
A	  0.080 	0.106	2.03	2.69	
I B	0.016	0.020	0.41	0.51	
B <sub>1</sub>	0.040	0.060	1.02	1.52	
B <sub>2</sub>	10.030 1	10.040 	0.76	1.02	
B <sub>3</sub>	  0.005 	0.020	0.13	0.51	
С	0.008	0.012	0.20	0.31	
D	1.640	1.870	41.66	47.50	
D <sub>1</sub>	  0.935 	  0.970   	  23.75   	24.64	
D <sub>2</sub>	0.800	) BSC	20.32 BSC		
e <sub>1</sub>	   0.050 	BSC I	1.27	BSC	
L	0.375	0.450	9.53	11.43	
L <sub>1</sub>	0.040	0.060	1.02	1.52	
l N	68		68	3	
l S	0.066	0.087	1.68	2.21	
S <sub>1</sub>	0.050	 	1.27	]	

FIGURE 3. Case outline  $\underline{Y}$  - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	67268	DWG NO. 5962-85148	
		REV	A PAGE	12






FIGURE 4. Waveforms.

MILITARY DRAWING	SIZE	7268	DWG NO	5962-851	148
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A		PAGE	13






FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	67268	DWG NO. 5962-85148	
DAYTON, OHIO		REV A	PAGE 14	



## Asynchronous input signal timing

BUS CYCLE TYPE




## NOTES:

- PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first bus cycle is performed.
   These inputs are asynchronous. The
- These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	67268	5962-85148	
DAYTON, OHIO		REV A	PAGE 16	


Reset input timing and subsequent processor cycle phase




NOTE: When RESET meets the setup time shown, the next CLK will start or repeat  $\phi 2$  of a processor cycle.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING	SIZE A	7268	DWG NO	5962-85148	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	A	PAGE	17



# PEREQ/PEACK timing for one transfer only.



Assuming word-aligned memory operand, if odd aligned, 80286 transfers to/from memory byte-at-a-time with two memory cycles.

#### NOTES:

- 1. PEACK always goes active during the first bus operation of a processor extension data operand and transfer sequence. The first bus operation will be either a memory read at operand address or I/O read at port address OOFA(H).
- 2. To prevent a second processor extension data operand transfer, the worst case maximum time (shown above) is:  $3 \times 1 11_{MAX} M_{IN}$ .

  The actual configuration dependent, maximum time is:  $3 \times 1 11_{MAX} M_{IN}$ .

  A is the number of extra  $T_C$  states added to either the first or second bus operation of the processor extension data operand transfer sequence.

FIGURE 4. Waveforms - Continued.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	A 6726					
			REV	A	PAGE	19




FIGURE 4. Waveforms - Continued.

MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO

SIZE	cope 6	7268	10.	DWG NO	5962-85	148	
		REV	A		PAGE	20	

## Pin state during reset

## NOTES:

- 1. Setup time for RESET  $\phi$  may be violated with the consideration that  $\phi 1$  of
- RESET ★ may occur during \$1 or \$2.
- The data bus is only guaranteed to be in three-state OFF at the time shown.
   HOLD is acknowledged during RESET, causing HLDA to go active and the appropriate pins to float. If HOLD remains active while RESET goes inactive, the device remains in HOLD state and will not perform any bus accesses until HOLD is de-activated.

FIGURE 4. Waveforms - Continued.

CODE IDENT, NO. SIZE DWG NO. MILITARY DRAWING 67268 Α 5962-85148 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO PAGE REV 21 Α

- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test (method 1015 of MIL-STD-883).
    - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{\rm IN}$  and  $C_{\rm O}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
    - d. Subgroups 7 and 8 shall consist of verifying the instruction set.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	67268		DWG NO. 5962-85148		
			REV		PAGE	22

# 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
  - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups     (per method     5005, table I)
Interim electrical parameters   (method 5004)	
Final electrical test parameters  (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements   (method 5005) 	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point  electrical parameters  (method 5005)	2, 8(125°C), 10
Additional electrical subgroups  for group C periodic inspections	

<sup>\*</sup> PDA applies to subgroups 1 and 7.

#### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
  - 6.2 Replaceability. Replaceability is determined as follows:
    - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
    - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/535--B--.

MILITARY DRAWING	SIZE	67268		DWG NO. 5962-85148			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			REV		PAGE	23	

- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Symbols, definitions, and functional descriptions. The symbols, definitions, and functional description for these devices shall be as follows:

Symbol	Туре	Name and function
PEREQ PEACK       	I O	Processor extension operand request and acknowledge extend the memory management and protection capabilities of the device to processor extensions. The PEREQ input requests the device to perform a data operand transfer for a processor extension. The PEACK output signals the processor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW.
BUSY ERROR	I I	Processor extension busy and error indicate the operating condition of a processor extension to the device. An active BUSY input stops device program execution on WAIT and some ESC instructions until BUSY becomes inactive (HIGH). The device may be interrupted while waiting for BUSY to become inactive. An active ERROR input causes the device to perform a processor extension interrupt when executing WAIT or some ESC instructions. These inputs are active LOW and may be asynchronous to the system clock.
RESET	I	System reset clears the internal logic of the device and is active HIGH. The device may be reinitialized at any time with a LOW to HIGH transition on RESET which remains active for more than 16 system clock cycles. During RESET active, the output pins of the device enter the state shown below:  Device pin state during reset

Operation of the device begins after a HIGH to LOW transition on RESET. The HIGH to LOW transition of RESET must be synchronous to the system clock. Approximately 50 system clock cycles are required by the device for internal initializations before the first bus cycle to fetch code from the power-on execution address is performed.

A LOW to HIGH transition of RESET synchronous to the system clock will end a processor cycle at the second HIGH to LOW transition of the system clock. The LOW to HIGH transition of RESET may be asynchronous to the system clock; however, in this case it cannot be predetermined which phase of the processor clock will occur during the next system clock period. Synchronous LOW to HIGH transitions of RESET are required only for systems where the processor clock must be phase synchronous to another clock.

# **MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO

SIZE				DWG NO. 5962-85148				
		REV	A		PAGE	24		

_Symbol	Туре			Name an	d fun	ction				
v <sub>ss</sub>	I	<u>Sy</u> s	System ground: 0 volts.							
v <sub>CC</sub>	I	Sys	System power: +5 volt power supply							
CAP	I	be the dc For mus cap and app tin syr	Substrate filter capacitor: a 0.047 $\mu$ F ±20% 12 V capacitor must be connected between this pin and ground. This capacitor filters the output of the internal substrate bias generator. A maximum dc leakage current of 1 $\mu$ A is allowed through the capacitor. For correct operation of the device, the substrate bias generator must charge this capacitor to its operating voltage. The capacitor chargeup time is 5 milliseconds (maximum) after V <sub>CC</sub> and CLK reach their specified ac and dc parameters. RESET may be applied to prevent spurious activity by the CPU during this time. After this time, the device processor clock can be synchronized to another clock by pulsing RESET LOW synchronous to the system clock.  Bus cycle status indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a T <sub>S</sub> state whenever one or both are LOW, $\overline{S_1}$ and $\overline{S_0}$ are active LOW and float to 3-state OFF during bus hold acknowledge.							
<u>s</u> <sub>1</sub> , <u>s</u> <sub>0</sub>	0	wit is are								
			Bus cycle status definition							
	į	(	COD/INTA	M/IO	<u>5</u>	20	Bus cycle	initiated		
			O(LOW) 0 0 0 0 0 0 1 (HIGH) 1 1 1	0 0 0 1 1 1 1 0 0 0 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 1	1   0   1   0   1   1   0   1   1   1	Reserved Reserved None; not IF A1 = 1 Memory da Memory da None; not Reserved I/O read I/O write None; not Reserved Memory in Reserved	ta write a status cycle		
M/TO	0	If in cyc	HIGH duri progress. cle is in ld acknowl	ng T <sub>S</sub> , If L( progres edge.	a men DW, ar SS. M	nory o 1 I/O 1/IO f	ycle or a h cycle or an loats to 3	ccess from I/O access. alt/shutdown cycle is interrupt acknowledge -state OFF during bus		
	RY DRAWING TRONICS SUPPLY CE		SIZE A	6.	726	_		62-85148		
	AYTON, OHIO	IN I EM			REV		Α	PAGE 25		

Symbol	Туре	Name and function
COD/INTA	0	Code/interrupt acknowledge distinguishes instruction fetch cycle from memory data read cycles. Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO
LOCK	0	Bus lock indicates that other system bus masters are not to gain control of the system bus following the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction prefix or automatically by device hardware during memory XCHG instructions, interrupt acknowledge, or descriptor table access LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge.
READY	I	Bus ready terminates a bus cycle. Bus cycles are extended without Timit until terminated by READY LOW, READY is an active LOW synchronous input requiring setup and hold times relative t the system clock be met for correct operation. READY is ignore during bus hold acknowledge.
HOLD   HLDA           	1 0	Bus hold request and hold acknowledge control ownership of the device local bus. The HOLD input allows another local bus mast to request control of the local bus. When control is granted, the device will float its bus drives to 3-state OFF and then activate HLDA, thus entering the bus hold acknowledge condition. The local bus will remain granted to the requesting master unti HOLD becomes inactive which results in the device deactivating HLDA and regaining control of the local bus. This terminates to bus hold acknowledge condition. HOLD may be synchronous to the system clock. These signals are active HIGH.
INTR	I	Interrupt request requests the device to suspend its current program execution and service a pending external request.  Interrupt requests are masked whenever the interrupt enable bit in the flag word is cleared. When the device responds to an interrupt request, it performs two interrupt acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt. To assure program interruption, INTR must remain active until the first interrupt acknowledge cycle completed. INTR is sampled at the beginning of each processor cycle and must be active HIGH at least two processor cycles before the current instruction ends in order to interrupt befor the next instruction. INTR is level sensitive, active HIGH, an may be asynchronous to the system clock.

MILITARY DRAWING	SIZE A	1ZE   CODE IDENT. NO.   67268		DWG NO. 5962-85148		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO			REV		PAGE	26

Symbol	Туре	Name Name	Name and function						
NMI   I	I	Non-maskable interrupt request interrupts the device with an internally supplied vector value of 2. No interrupt acknowledge cycles are performed. The interrupt enable bit in the device flag word does not affect this input. The NMI input is active HIGH, may be asynchronous to the system clock, and is edge triggered after internal synchronization. For proper recognition, the input must have been previously LOW for at least four system clock cycles and remain HIGH for at least four system clock cycles.							
CLK	I	System clock provides the fundamental timing for multi-t systems. It is divided by two inside the device to gene processor clock. The internal divided-by-two circuitry synchronized to an external clock generator by a LOW to transition on the RESET input.							
D <sub>15</sub> - D <sub>0</sub>	1/0	acknowledge read cycles. The dat	Data bus inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is active HIGH and floats to 3-state OFF during bus hold acknowledge.						
A <sub>23</sub> - A <sub>0</sub>	0	1s LOW when data	Address bus outputs physical memory and I/O port addresses. AO $\overline{\mbox{1s LOW when}}$ data is to be transferred on pins $\mbox{D}_7-\mbox{D}_0$ . $\mbox{A}_{23}-\mbox{A}_{16}$ are LOW during I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge						
BHE	0	the data bus, D <sub>1</sub> the upper byte o condition chip s	Bus high enable indicates transfer or data on the upper byte of the data bus, D <sub>15</sub> -D <sub>8</sub> . Eight-bit oriented devices assigned to the upper byte of the data bus would normally use BHE to condition chip select functions. BHE is active LOW and floats 3-state OFF during bus hold acknowledge.						
	ļ	BHE value   A	40 value	Function					
		0 0 1	0 1 0						

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	67268		DWG NO 5962-85148		
DAYTON, OHIO			REV A	-	PAGE	27

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor     CAGE     number	Vendor similar part number 1/	Replacement  military specification   part number
5962-8514801XX	34649	MG80286-8/B	M38510/53502BXX
5962-8514801YX	34649	MQ80286-8/B	M38510/53502BYX
5962-8514802XX	34649	MG80286-6/B	M38510/53501BXX
5962-8514802YX	34649	MQ80286-6/B	M38510/53501BYX
5962-8514803XX	34649	MG80286-10/B	
5962-8514803YX	34649	MQ80286-10/B	

 $\frac{1}{to \ this}$  . Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34649

Vendor name and address

Intel Corporation 5000 W. Williams Field Road Chandler, AZ 85224

★ U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-073/6005-7

MILITARY	<b>DRAWING</b>
1411F11V111	DIVENTIAM

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO

SIZE A	67268		Ο.	DWG NO	<del></del>		
		REV	Α		PAGE	28	