INTEGRATED CIRCUITS



Product specification

2003 Sep 03



## **TZA1038HW**

CONTEN	NTS	7.4	Internal digital control, serial bus and external
1	FEATURES	7 4 4	digital input signal relationships
		7.4.1 7.4.2	STANDBY mode RF only mode
2	GENERAL DESCRIPTION	7.4.2 7.5	Signal descriptions
3	ORDERING INFORMATION	7.5.1	Data path signals through pins A to D
4	QUICK REFERENCE DATA	7.5.2	Data signal path through input pins RFSUMP
5	BLOCK DIAGRAM		and RFSUMN
6	PINNING	7.5.3	HF filtering
7	FUNCTIONAL DESCRIPTION	7.5.4	Focus signals
		7.5.5	Radial signals
7.1	RF data processing	7.5.5.1	DPD signals (DVD-ROM mode) with no
7.2	Servo signal processing		drop-out concealment
7.2.1 7.2.2	Servo signal path set-up Focus servo	7.5.5.2	DPD signals (DVD-ROM mode) with
7.2.2	Radial servo	7550	drop-out concealment
7.2.3	Differential phase detection	7.5.5.3 7.5.5.4	Three-beam push-pull (CD mode) Enhanced push-pull
7.2.4.1	Drop-out concealment		
7.2.4.2	Push-pull and three-beam push-pull	8	LIMITING VALUES
7.2.4.3	Enhanced push-pull (dynamic offset	9	THERMAL CHARACTERISTICS
	compensation for beam landing)	10	CHARACTERISTICS
7.2.4.4	Offset compensation	11	APPLICATION INFORMATION
7.2.5	Automatic dual laser supply	11.1	Signal relationships
7.2.6	Power-on reset and general power on	11.1.1	Data path
7.2.7 7.2.7.1	Compatibility with TZA1033HL/V1 Software compatibility	11.1.2	Servo path
7.2.7.1	Hardware compatibility	11.2	Programming examples
7.2.8	Interface to the system controller	11.3	Energy saving
7.3	Control registers	11.4	Initial DC and gain setting strategy
7.3.1	Register 0: power control	11.4.1	Electrical offset from pick-up
7.3.2	Register 1: servo and RF modes	11.4.2	Gain setting servo
7.3.3	Register 2: focus offset DAC	11.4.3	DC level in RF path
7.3.4	Register 3: RF path gain	11.4.4	Gain setting RF path
7.3.5	Register 4: RF left and right, or sum offset	12	PACKAGE OUTLINE
700	compensation	13	SOLDERING
7.3.6 7.3.7	Register 5: RF sum offset compensation Register 6: servo gain and dynamic radial	13.1	Introduction to soldering surface mount
1.3.1	offset compensation factor		packages
7.3.8	Register 7: servo path gain and bandwidth and	13.2	Reflow soldering
	RF path bandwidth and pre-emphasis	13.3	Wave soldering
7.3.9	Register 8: RF channel selection	13.4	Manual soldering
7.3.10	Register 11: radial servo offset cancellation	13.5	Suitability of surface mount IC packages for
7.3.11	Register 12: central servo offset cancellation		wave and reflow soldering methods
	inputs A and B	14	DATA SHEET STATUS
7.3.12	Register 13: central servo offset cancellation	15	DEFINITIONS
7040	inputs C and D	16	DISCLAIMERS
7.3.13	Register 14: RF filter settings		

7.3.14 Register 15: DPD filter settings

## TZA1038HW

## 1 FEATURES

- Operates with DVD-ROM, DVD+RW, DVD-RW, CD-ROM and CD-RW
- Operates up to  $64 \times \text{CD-ROM}$  and  $12 \times \text{DVD-ROM}$
- RF data amplifier with wide, fine pitch programmable noise filter and equalizer equivalent to 64 × CD or 12 × DVD
- Programmable RF gain for DVD-ROM, CD-RW and CD-ROM applications (approximately 50 dB range to cover a large range of disc-reflectivity and OPUs)
- Additional RF sum input
- Balanced RF data signal transfer
- Universal photodiode IC interface using internal conversion resistors and offset cancellation
- · Input buffers and amplifiers with low-pass filtering
- Three different tracking servo strategies:
  - Conventional three-beam tracking for CD
  - Differential Phase Detection (DPD) for DVD-ROM, including option to emulate traditional drop-out detection: Drop-Out Concealment (DOC)
  - Advanced push-pull with dynamic offset compensation.
- Enhanced signal conditioning in DPD circuit for optimal tracking performance under noisy conditions
- Radial error signal for Fast Track Counting (FTC)
- RF only mode: servo outputs can be set to 3-state, while RF data path remains active
- Radial servo polarity switch
- · Flexible adaption to different light pen configurations
- Two fully automatic laser controls for red and infrared lasers, including stabilization and an on/off switch
- Automatic selection of monitor diode polarity
- Digital interface with 3 and 5 V compatibility.

## 2 GENERAL DESCRIPTION

The TZA1038HW is an analog preprocessor and laser supply circuit for DVD and CD read-only players. The device contains data amplifiers, several options for radial tracking and focus control. The preamplifier forms a versatile, programmable interface between single light path voltage output CD or DVD mechanisms to Philips digital signal processor family for CD and DVD (for example, Gecko, HDR65 or Iguana). A separate high-speed RFSUM input is available.

The device contains several options for radial tracking:

- · Conventional three-beam tracking for CD
- Differential phase detector for DVD
- Push-pull with flexible left and right weighting to compensate dynamic offsets e.g. beam landing offset
- A radial error signal to allow Fast Track Count (FTC) during track jumps.

The dynamic range of this preamplifier and processor combination can be optimized for LF servo and RF data paths. The gain in both channels can be programmed separately and so guarantees optimal playability for all disc types.

The RF path is fully DC coupled. The DC content compensation techniques provide fast settling after disc errors.

The device can accommodate astigmatic, single foucault and double foucault detectors and can be used with P-type lasers with N-sub or P-sub monitor diodes. After an initial adjustment, the circuit will maintain control over the laser diode current. With an on-chip reference voltage generator, a constant stabilized output power is ensured and is independent of ageing.

An internal Power-on reset circuit ensures a safe start-up condition.

## TZA1038HW

## **3 ORDERING INFORMATION**

TYPE NUMBER		PACKAGE					
	NAME	DESCRIPTION	VERSION				
TZA1038HW	HTQFP48	plastic thermal enhanced thin quad flat package; 48 leads; body $7 \times 7 \times 1$ mm; exposed die pad	SOT545-2				

## 4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
Supplies						
V <sub>DDA1</sub> , V <sub>DDA2</sub> , V <sub>DDA3</sub> , V <sub>DDA4</sub>	analog supply voltage		4.5	5.0	5.5	V
V <sub>DDD3</sub>	3 V digital supply voltage		2.7	3.3	5.5	V
V <sub>DDD5</sub>	5 V digital supply voltage		4.5	5.0	5.5	V
I <sub>DD</sub>	supply current	without laser supply	-	98	120	mA
		STANDBY mode	-	-	1	mA
V <sub>I(logic)</sub>	logic input compatibility	note 1	2.7	3.3	5.5	V
Servo signal p	rocessing		·			
B <sub>LF(-3dB)</sub>	-3 dB bandwidth of LF path		60	75	100	kHz
I <sub>O(LF)</sub>	output current	focus servo output	0	-	12	μA
		radial servo output	0	-	12	μA
V <sub>O(FTC)(p-p)</sub>	FTC output voltage (peak-to-peak value)		2.0	-	-	V
B <sub>FTC</sub>	FTC bandwidth	FTCHBW = 0	-	600	_	kHz
		FTCHBW = 1; note 2	-	1200	-	kHz
V <sub>I(FTCREF)</sub>	FTC reference input voltage		1.25	-	2.75	V
RF data proces	ssing		·			
A <sub>RF</sub>	linear current gain	programmable gain RF channels RFSUM channels	6 _6	_	49 +31	dB dB
B <sub>RF(-3dB)</sub>	-3 dB bandwidth of RFP and RFN signal path	RFEQEN = 0; RFNFEN = 0	200	300	-	MHz
f <sub>0(RF)</sub>	noise filter and equalizer	BWRF = 0	8	12.0	14.5	MHz
	corner frequency	BWRF = 127	100	145	182	MHz
t <sub>d(RF)</sub>	flatness delay in RF data path	equalizer on; flat from 0 to 100 MHz; BWRF = 127	-	-	0.5	ns
Z <sub>i</sub>	input impedance of pins A to D		100	-	-	kΩ

## **TZA1038HW**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>i(RF)(FS)</sub>	input voltage on pins A to D for full-scale at	at the appropriate signal path gain setting				
	output	RF signal path	-	_	600	mV
		LF signal path	-	_	700	mV
V <sub>i(SUM)(dif)</sub>	differential input voltage on pins RFSUMP and RFSUMN	G <sub>RFSUM</sub> = –6 dB	_	-	1800	mV
V <sub>I(DC)</sub>	DC input voltage range on pins RFSUMP and RFSUMN	with respect to $V_{SS}$	1.3	-	V <sub>DDA</sub> – 1.0	V
V <sub>o(RF)(dif)(p-p)</sub>	differential output voltage on pins RFP and RFN (peak-to-peak value)		-	-	1.4	V
V <sub>O(RF)(DC)</sub>	DC output voltage on pins RFP and RFN		0.35	_	V <sub>DDA</sub> – 1.9	V
V <sub>i(RFREF)</sub> (CM)	input reference voltage on pin RFREF for common mode output		0.8	1.2	2.1	V
Laser supply						
I <sub>o(laser)(max)</sub>	maximum current output to laser		-120	-	_	mA
V <sub>i(mon)</sub>	input voltage from laser	P-type monitor diode				
	monitor diode	LOW level voltage	-	V <sub>DDA4</sub> - 0.155	-	V
		HIGH level voltage	-	V <sub>DDA4</sub> - 0.190	-	V
		N-type monitor diode				
		LOW level voltage	-	0.155	-	V
		HIGH level voltage	-	0.185	-	V

## Notes


1. Input logic voltage level follows the supply voltage applied at pin  $V_{\text{DDD3}}.$ 

2. High FTC bandwidth is achieved when  $I_{S1}$  and  $I_{S2}$  > 1.5  $\mu A.$ 

**TZA1038HW** 

# High speed advanced analog DVD signal processor and laser supply

## 5 BLOCK DIAGRAM



## Product specification

# High speed advanced analog DVD signal processor and laser supply

## TZA1038HW


## 6 PINNING

SYMBOL	PIN	DESCRIPTION
RFSUMP	1	positive RF sum input
RFSUMN	2	negative RF sum input
E	3	input E
F	4	input F
V <sub>DDA1</sub>	5	analog supply voltage 1 (RF input stage)
V <sub>SSA1</sub>	6	analog ground 1
DVDMI	7	input signal from DVD laser monitor diode
А	8	input A
В	9	input B
С	10	input C
D	11	input D
OPUREF	12	reference input from Optical Pick-Up (OPU)
n.c.	13	not connected
ТМ	14	test mode input (factory test only)
V <sub>DDD3</sub>	15	digital supply voltage (serial interface 3 V I/O pads and FTC comparator)
SIDA	16	serial host interface data input
SICL	17	serial host interface clock input
SILD	18	serial host interface load
V <sub>SSD</sub>	19	digital ground
COP	20	positive FTC comparator input
COM	21	inverting FTC comparator input
COO	22	FTC comparator output
V <sub>DDD5</sub>	23	digital supply voltage (5 V digital core)
n.c.	24	not connected
FTC	25	fast track count output
TDO	26	test data output (factory test only)
FTCREF	27	FTC reference input
OCENTRAL	28	test pin for offset cancellation
S2	29	servo current output 2 for radial tracking
S1	30	servo current output 1 for radial tracking
V <sub>SSA4</sub>	31	analog ground 4
V <sub>DDA4</sub>	32	analog supply voltage 4 (servo signal processing)
OD	33	servo current output for focus D
OC	34	servo current output for focus C
OB	35	servo current output for focus B
OA	36	servo current output for focus A
V <sub>DDA3</sub>	37	analog supply voltage 3 (RF output stage)
RFREF	38	DC reference input for RF channel common mode output voltage
RFP	39	positive RF output
RFN	40	negative RF output

### Product specification

# High speed advanced analog DVD signal processor and laser supply

SYMBOL	PIN	DESCRIPTION	
V <sub>SSA3</sub>	41	analog ground 3	
V <sub>SSA2</sub>	42	analog ground 2	
V <sub>DDA2</sub>	43	analog supply voltage 2 (internal RF data processing)	
REXT	44	reference current input (connect via 12.1 k $\Omega$ to V <sub>SSA4</sub> )	
CDLO	45	CD laser output	
CDMI	46	input signal from CD laser monitor diode	
V <sub>DDL</sub>	47	laser supply voltage	
DVDLO	48	DVD laser output	



## TZA1038HW

## 7 FUNCTIONAL DESCRIPTION

## 7.1 RF data processing

The RF data path is a fully DC-coupled, multi-stage amplifier (see Fig.3). The input signal for data can be selected from RF inputs A to D or from the summed RF inputs RFSUMP and RFSUMN. Switching between the two sets of signals is performed by an internal multiplexer. The signals are fully balanced internally to improve signal quality and reduce power supply interference.

RF outputs RFP and RFN can be DC coupled to the Analog-to-Digital Converter (ADC) of the decoder.

The RF input signals are from photodiodes and have a large DC content by nature. This DC component must be removed from the signals for good system performance. Built-in DACs, located after the input stages  $G_1$  and RFSUM, have the ability to do this. The DAC range and resolution is scaled with the gain setting of the first amplifier stage. When the DC content is removed, the RF signal can be DC coupled to the decoder. The main advantage of DC coupling is fast recovery from signal swings due to disc defects since there is no AC coupling capacitance to slow the recovery. When using DC coupling, both AC and DC content in the data signal is known. The Philips Iguana decoders have on-chip control loops to support Automatic Gain Control (AGC) and DC cancellation.

Two separate DACs are available for cases where the left and right side DC conditions can be different. When it is not possible to have a DC connection between the TZA1038HW and the decoder, the signals on servo outputs OA to OD can be used as they contain the same LP-filtered and DC coupled information.

Summing of the photodiode signals A to D is performed in the second amplifier stage  $G_2$ . Each individual diode channel can be switched on, off or inverted with switches SW-A to SW-D.

Switching between photodiode signals and RFSUM input is performed immediately before the third amplifier stage  $G_3$ . This stage has a variable gain with fine resolution to allow automatic gain adjustment to be controlled by the decoder.

The filter stage limits the bandwidth according to the maximum playback speed of the disc. This is to optimize the noise performance. The filter stage consists of an equalizer and a noise filter, both of which can be bypassed, also the boost factor of the equalizer can be set. The corner frequencies of the equalizer and noise filter are equal and can be programmed to a 7-bit resolution.

The RF output signals RFP and RFN can be DC coupled to a decoder with a differential input pair (as with Philips Iguana decoders). The common mode output voltage can be set externally at pin RFREF.


The signals for differential phase detection are tapped from the inputs A to D at the RF amplifier  $G_1$  stages. DC cancellation for the A to D and RFSUM signal paths can be set independently or simultaneously.

Philips Semiconductors

Product specification

# High speed advanced analog DVD signal processor and laser supply

TZA1038HW



\_

10

**TZA1038HW** 

# High speed advanced analog DVD signal processor and laser supply

## 7.2 Servo signal processing

The photodiode configurations and naming conventions are shown in Figs 4 and 5.


## 7.2.1 SERVO SIGNAL PATH SET-UP


A block diagram of the servo signal path is shown in Fig.6. In general, the servo signal path comprises:

- A voltage-to-current converter with programmable offset voltage source V<sub>LFOFFS</sub> that is common to all inputs
- A 4-bit DAC for each of the six channels to compensate for offset per channel
- A variable gain stage to adapt the signal level to the specific pick-up and disc properties
- Low-pass filtering and output stage for the photodiode current signals
- Error output stage in the radial data path for fast track counting.

Servo output signals OA to OD, S1 and S2 are unipolar current signals which represent the low-pass filtered photodiode signals. In DPD radial tracking, the S1 and S2 signals are the equivalent of the satellite signals commonly found in traditional CD systems.

The servo output signals OA to OD, S1 and S2 are set to 3-state if bit RFonly = 1 (register 13, bit 11).





## 7.2.2 FOCUS SERVO

Focus information is reflected in the four outputs OA to OD. Gain and offset can be programmed.

For optical pick-ups where only channels B and C are used for focus, channels A and D can be switched off (bit Focus\_mode = 0).

For initial alignment, a copy of the output currents can be made available on pin OCENTRAL.

#### 7.2.3 RADIAL SERVO


Radial information can be obtained from the two output signals S1 and S2, and the gain and offset can be programmed. The TZA1038HW provides differential phase detection, push-pull and three-beam push-pull for radial tracking. The signal FTC is made available for fast track counting and is primarily the voltage error signal derived from signals S1 or S2.

The polarity of the radial loop can be reversed via the serial control bus (RAD\_pol).

Philips Semiconductors

# processor and laser supply High speed advanced analog DVD signal

**TZA1038HW** 



2003 Sep 03

\_

12

Product specification

#### 7.2.4 DIFFERENTIAL PHASE DETECTION

The TZA1038HW provides differential phase detection to support DVD in various ways:

- DPD2 with four channels programmed to be active gives DPD as required in the standard specification
- Two of the four channels can be excluded from the DPD for pick-ups with an alternative photodiode arrangement
- An increase in performance, dedicated for DVD+RW, can be obtained by using the DPD4 method. Then two truly separated phase detectors are active. After the phase detection of the two input pairs the result is summed.

Input signals for DPD are taken from input pins A to D after the first gain stage  $G_1$  (see Fig.3). Pre-emphasis is applied by means of a programmable lead/lag filter. Additionally, a programmable low-pass filter is available to improve the signal quality under noisy signal conditions at lower speeds. For further signal improvements the DPD pulse stretcher can be programmed to higher values at lower speeds.

The DPD signal is low-pass filtered by two internal capacitors. The signal is then fed to pins S1 and S2, or directed via the drop-out concealment circuit to the outputs (see Section 7.5).

## 7.2.4.1 Drop-out concealment

A special function is built in for compatibility with drop-out detection strategies, based on level detection in the S1 and S2 signals. When using DPD in a fundamental way, there is no representation of mirror level information from the light pen.

When the drop-out concealment function is enabled (bit DOCEN = 1), a portion of the Central Aperture (CA) signal is added to S1 and S2. Also, when the CA signal drops below the DOC threshold, the DPD signal is gradually attenuated.

The DPD detection cannot work properly when the input signal becomes very small. The output of the DPD may then show a significant offset. The DOC may not conceal this offset completely because:

- DOC is gradually controlled from the CA signal
- The CA signal may not become 0 during disc-defect.

For details see Section 7.5.5.2

#### 7.2.4.2 Push-pull and three-beam push-pull

The TZA1038HW can also provide radial information by means of push-pull signals (from the photodiode inputs) or

in a three-spot optical system with Three-Beam Push-Pull (TBPP). The built-in multiplexer gives a flexible method of dealing with many detector arrangements. For push-pull, the input signals are taken from channels A to D. There is also a command that switches off channels B and C,

For TBPP, the input signal is taken from channels E and F, irrespective of bit RFSUM setting.

## 7.2.4.3 Enhanced push-pull (dynamic offset compensation for beam landing)

leaving channels A and D for push-pull

(bits RT\_mode[2:0]).

This option cancels offsets due to beam landing. A factor  $\alpha$  can be programmed to re-balance the signal gain between channels S1 and S2. In a simplified form this can be described as:

S1 =  $A_{LFR} \times \alpha \times input$  left

S2 =  $A_{LFR} \times (2 - \alpha) \times \text{input right.}$ 

Factor  $\alpha$  can be programmed in a range from 0.6 to 1.35, with 1.0 as the balanced condition (bits  $\alpha$ [3:0]).

#### 7.2.4.4 Offset compensation

A provision is made to compensate electrical offset from a light pen. The offset voltage from the light pen can be positive or negative. In general, the offset between any two channels is smaller than the absolute offsets. As negative input signals cannot be handled by the TZA1038HW internal servo channels, a two-step approach is adopted:

- A coarse DAC, common to all the input channels, adds an offset that shifts the input signals in positive direction until all inputs are ≥0. The DAC used (LF<sub>OFFS</sub>) has a 2-bit resolution (bits LF<sub>OFF</sub>[1:0]).
- A fine setting per channel is provided to cancel the remainder of the offset between the channels. This is achieved by DACs subtracting the DC component from the signals and bringing the inputs to approximately zero offset (within ≈ 1 mV). The DACs (registers 11 to 13) have a 4-bit resolution.

The range of both DACs can be increased by a factor of three to compensate for higher offset values by means of control parameter bit SERVOOS.

With a switched-off laser, the result of the offset cancellation can be observed at each corresponding output pin, OA to OD, S1 and S2, or via a built-in multiplexer to pin OCENTRAL (central channels only). See registers 11 to 13 for DAC and multiplexer control.

## TZA1038HW

Product specification

#### 7.2.5 AUTOMATIC DUAL LASER SUPPLY

The TZA1038HW can control the output power of two lasers; it has an Automatic Laser Power Control (ALPC) that stabilizes the laser output power and compensates the effects of temperature and ageing of the laser.

ALPC automatically detects if there is a P-type or N-type monitor diode in use in either of the laser circuits. The regulation loop formed by the ALPC, the laser, the monitor diode and the associated adjustment resistor will settle at the monitor input voltage. The monitor input voltage can be programmed to HIGH ( $\approx$  180 mV) or LOW ( $\approx$  150 mV), according to frequently-used pre-adjustments of the light pen. This set point can be set independently for both ALPCs. Bandwidth limitation and smooth switch-on behaviour is realized using an internal capacitor.

A protection circuit is included to prevent laser damage due to dips in laser supply voltage  $V_{DDL}$ . If a supply voltage dip occurs, the output can saturate and restrict the required laser current. Without the protection circuit, the ALPC would try to maximize the output power with destructive results for the laser when the supply voltage recovers. The protection circuit monitors the supply voltage and shuts off the laser when the voltage drops below a safe value. The ALPC recovers automatically after the dip has passed.

Only one laser can be activated at the same time. An internal break-before-make circuit ensures safe start-up for the laser when a toggle situation between the two lasers is detected. When both lasers are programmed on, neither laser will be activated.

#### 7.2.6 POWER-ON RESET AND GENERAL POWER ON

When the supply voltage is switched on, bit PWRON is reset by the Power-On Reset (POR) signal. This concludes in a STANDBY mode at power up. POR is intended to prevent the lasers being damaged due to random settings. All other functions may be switched when power is on. The TZA1038HW becomes active when bit PWRON = 1.

## 7.2.7 COMPATIBILITY WITH TZA1033HL/V1

## 7.2.7.1 Software compatibility

The TZA1038HW is highly software compatible with the TZA1033HL/V1. Provided that some conditions are met, the software of the TZA1038HW can be used as a successor with just minor modifications. This compatibility is achieved with the implementation of the TZA1038HW mode control bit (bit K2\_Mode). When bit K2\_Mode = 0, the TZA1038HW will act as a TZA1033HL/V1. When bit K2\_Mode = 1, the TZA1038HW will act as a TZA1033HL/X2 and the new functions will be available (but require a software update).

#### Other conditions or restrictions are:

- Register bits of the TZA1038HW which were not defined are programmed to a logic 0. Registers 9, 10, 14 and 15 may be left undefined
- The G<sub>4</sub> stage high gain setting of the TZA1033HL/V1 is not available in the TZA1038HW; if this value was set to logic 0, there will be no difference
- When bit K2\_Mode = 0 the RF bandwidth will be fixed to the minimum value of 10 MHz (typical); bit K2\_Mode = 1 to select a higher bandwidth; the bandwidth is now lower than using a TZA1033HL/V1.

#### 7.2.7.2 Hardware compatibility

The package is changed from LQFP64 for the TZA1033HL to LQFP48 for the TZA1038HW.

The hardware differences are:

- Input pins STB, HEADER and LAND of the TZA1033HL are not present
- Input pins CD of TZA1033HL/V1 are not used; TZA1038HW has RFSUM inputs instead; the RFSUM inputs of TZA1038HW may be connected to ground when not used.

## TZA1038HW


## 7.2.8 INTERFACE TO THE SYSTEM CONTROLLER

Programming the registers of TZA1038HW is done via a serial bus (see Fig.7). The circuitry is formed by a serial input shift register and a number of registers that store the data. The registers can always be programmed, irrespective of STANDBY mode.

If required, the bus lines can be connected in parallel with an l<sup>2</sup>C-bus. The protocol needs no switching of the data line during SICL = HIGH. This means that other l<sup>2</sup>C-bus devices will not recognise any START or STOP commands. Control words addressed to TZA1038HW should go uniquely with the SILD signal. When SILD = HIGH, the TZA1038HW will not respond to any signal on SIDA or SICL.

During a transmission, the serial data is first stored in an input shift register. At the rising edge of SILD, the content of the input register is copied into the addressed register. This is also the moment the programmed information becomes effective.

The input pins have CMOS compatible threshold levels for both 3.3 and 5 V supplies.



## 7.3 Control registers

The TZA1038HW is controlled by serial registers. To keep programming fast and efficient, the control bits are sent in 16-bit words. Four bits of the word are used for the address and for each address there are 12 data bits.

Table 1Overview of control parameters

SYMBOL	PARAMETER	VALUES	REGISTER	BITS
Data path				
G <sub>1</sub> (A <sub>1</sub> )	gain of first RF amplifier stage (or linear amplification)	0, 6 and 12 dB (1×, 2× and 4×)	3	11 and 10
G <sub>2</sub> (A <sub>2</sub> )	gain of second RF amplifier stage (or linear amplification)	6, 12, 18 and 24 dB (2×, 4×, 8× and 16×)	3	9 and 8
G <sub>3</sub> (A <sub>3</sub> )	gain of third RF amplifier stage (or linear amplification)	0 to 13 dB in steps of 0.8 dB (1× to 4×)	3	7 to 4
GRFSUM (A <sub>RFSUM</sub> )	gain of RFSUM input stage (or linear amplification)	-6, 0, 6, 12 and 18 dB (0.5×, 1×, 2×, 4× and 8×)	0	7 to 5
BWRF	bandwidth limitation in RF path	$f_{0(RF)} = 12 \text{ to } 145 \text{ MHz}$	14	6 to 0

SYMBOL	PARAMETER	VALUES	REGISTER	BITS
RF <sub>OFFSL</sub>	DC offset compensation in left	RFSUM = 0; full range depends on	4	11 to 6
	RF input path	G <sub>1</sub> setting:		
		$G_1 = 0 \text{ dB: } 0 \text{ to } 450 \text{ mV in } 7.1 \text{ mV steps}$		
		$G_1 = 6 \text{ dB: } 0 \text{ to } 225 \text{ mV in } 3.6 \text{ mV steps}$		
		G <sub>1</sub> = 12 dB: 0 to 120 mV in 1.9 mV steps		
RF <sub>OFFSR</sub>	DC offset compensation in right RF input path	RFSUM = 0; full range depends on $G_1$ setting:	4	5 to 0
		$G_1 = 0 \text{ dB: } 0 \text{ to } 450 \text{ mV in } 7.1 \text{ mV steps}$		
		$G_1 = 6 \text{ dB: } 0 \text{ to } 225 \text{ mV} \text{ in } 3.6 \text{ mV} \text{ steps}$		
		G <sub>1</sub> = 12 dB: 0 to 120 mV in 1.9 mV steps		
RF <sub>OFFSS</sub>	DC offset compensation in RFSUM path	RFSUM = 1; full range depends on GRFSUM setting:	4 or 5	5 to 0
		GRFSUM = -6 dB; 0 to 1700 mV		
		GRFSUM = 0 dB; 0 to 850 mV		
		GRFSUM = 6 dB; 0 to 425 mV		
		GRFSUM = 12 dB; 0 to 210 mV		
		GRFSUM = 18 dB; 0 to 105 mV		
Servo radial pa	nth	l		
LF <sub>OFFS</sub>	DC offset compensation for	SERVOOS = 0:	11	11 and 10
	LF path (common for all servo	V <sub>LFOFFS</sub> = 0, 5, 10 or 15 mV		
	inputs)	SERVOOS = 1:		
		V <sub>LFOFFS</sub> = 0, 15, 30 or 45 mV		
R <sub>LFR</sub>	CD satellite path input transresistance	15 k $\Omega$ fixed	_	_
R <sub>LFPP</sub>	DVD push-pull signal transresistance	30 k $\Omega$ fixed	_	_
R <sub>OFFSE</sub>	DC offset compensation for	SERVOOS = 0: V <sub>ROFFSE</sub> = 0 to 20 mV	11	7 to 4
	radial servo path (input E)	SERVOOS = 1: V <sub>ROFFSE</sub> = 0 to 60 mV		
R <sub>OFFSF</sub>	DC offset compensation for	SERVOOS = 0: V <sub>ROFFSF</sub> = 0 to 20 mV	11	3 to 0
	radial servo path (input F)	SERVOOS = 1: V <sub>ROFFSF</sub> = 0 to 60 mV		
α	dynamic radial offset compensation factor	$\alpha$ = 0.6 to 1.35 in 15 steps of 0.05	6	3 to 0
I(FS)(DPD),	full scale DPD current, fixed	DOCEN = 0: fixed value = 20 μA	1	5
I(FS)(DPD)(DOC)	value based on bandgap voltage across external resistor	DOCEN = 1: fixed value = $6.6 \mu A$		
IREFRAD(CM)	internally generated common mode DC reference current in DPD mode	3.5 μA fixed	-	-
f <sub>start_DPD</sub>	start frequency lead/lag filter of DPD block	f <sub>start_DPD</sub> = 1, 5 or 10 MHz (TZA1033HL/V1 compatible)	7	1 and 0
		f <sub>start_DPD</sub> = 1, 5, 10, 18 or 24 MHz	15	5 to 3

## TZA1038HW

SYMBOL	PARAMETER	VALUES	REGISTER	BITS
G <sub>LFR</sub> (A <sub>LFR</sub> )	low frequency gain, radial path output stage (or linear amplification)	-15 to +9 dB in steps of 3 dB (0.18× to 2.8×)	6	11 to 8
R <sub>FTC</sub>	gain of fast track count output	680 kΩ ±20% fixed for ±2 V (p-p)	-	_
Servo focus pat	h			
R <sub>LFC</sub>	LF path input transresistance	14 kΩ fixed	_	_
C <sub>OFFSA</sub>	DC offset compensation for	SERVOOS = 0: 0 to 20 mV	12	7 to 4
	central servo path A	SERVOOS = 1: 0 to 60 mV		
C <sub>OFFSB</sub>	DC offset compensation for	SERVOOS = 0: 0 to 20 mV	12	3 to 0
	central servo path B	SERVOOS = 1: 0 to 60 mV		
C <sub>OFFSC</sub>	DC offset compensation for	SERVOOS = 0: 0 to 20 mV	13	7 to 4
	central servo path C	SERVOOS = 1: 0 to 60 mV		
C <sub>OFFSD</sub>	DC offset compensation for	SERVOOS = 0: 0 to 20 mV	13	3 to 0
	central servo path D	SERVOOS = 1: 0 to 60 mV		
G <sub>LFC</sub> (A <sub>LFC</sub> )	low frequency gain, central path output stage (or linear amplification)	-15 to +9 dB in steps of 3 dB (0.18× to 2.8×)	6	7 to 4
β	focus offset compensation	$\beta = 0 \text{ to } {}^{31}\!/_{32}$	2	4 to 0
F <sub>OFFSEN</sub>	full range offset compensation	DAC enabled: I <sub>FOFFS</sub> = 400 nA (fixed)	2	10
	for focus	DAC disabled: I <sub>FOFFS</sub> = 0 nA		

7.3.1 REGISTER 0: POWER CONTROL

## Table 2Register address 0H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	—	-	_	_

BIT	7	6	5	4	3	2	1	0
SYMBOL	GRF SUM2	GRF SUM1	GRF SUM0	DVD_ MILVL	CD_MILVL	DVD_LDON	CD_LDON	PWRON

 Table 3
 Description of register bits (address 0H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0000 = address 0H
11 to 8	_	not used
7 to 5	GRFSUM[2:0]	Gain of RFSUM input stage.
		000 = -6  dB
		001 = 0 dB
		010 = 6 dB
		011 = 12 dB
		100 = 18 dB
4	DVD_MILVL	<b>DVD monitor input level.</b> 0 = 150 mV; 1 = 180 mV.

## **TZA1038HW**

BIT	SYMBOL	FUNCTION
3	CD_MILVL	<b>CD monitor input level.</b> 0 = 150 mV; 1 = 180 mV.
2	DVD_LDON	DVD laser on. 0 = laser off; 1 = laser on.
1	CD_LDON	CD laser on. 0 = laser off; 1 = laser on.
0	PWRON	<b>Power on.</b> 0 = STANDBY mode; 1 = power on.

7.3.2 REGISTER 1: SERVO AND RF MODES

Table 4Register address 1H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	DPD_DCC	_	-	RAD_pol

BIT	7	6	5	4	3	2	1	0
SYMBOL	_	_	DOCEN	Focus_ mode	RT_mode2	RT_mode1	RT_mode0	RFSUM

 Table 5
 Description of register bits (address 1H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0001 = address 1H
11	DPD_DCC	<b>RF offset DAC for DPD signal control.</b> 0 = DAC controlled by register 4, bits RF <sub>OFFSL</sub> [5:0]; 1 = DAC controlled by register 5, bits RF <sub>OFFSS</sub> [5:0].
10 and 9	_	not used
8	RAD_pol	Radial polarity switch. 0 = inverse; 1 = normal (default).
7 and 6	-	not used
5	DOCEN	<b>Drop-out concealment enable.</b> 0 = disable; 1 = enable.
4	Focus_mode	<b>Focus mode.</b> 0 = two-channel focus (channels B and C only); 1 = four-channel focus.
3 to 1	RT_mode[2:0]	Radial tracking mode.
		000 = DPD2; DPD = phase (A,D)
		001 = push-pull; channels A,D only
		100 = DPD2; DPD = phase (A + C, B + D)
		101 = push-pull; four channels
		110 = DPD4; DPD = phase (A,D) + phase (C,B)
		X11 = TBPP channels E and F
0	RFSUM	<b>RF channel selection.</b> 0 = diode inputs selected; 1 = RFSUM input selected.

## TZA1038HW

7.3.3 REGISTER 2: FOCUS OFFSET DAC

Table 6Register address 2H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	K2_Mode	F <sub>OFFSEN</sub>	β4	β3

BIT	7	6	5	4	3	2	1	0
SYMBOL	β2	β1	β0	-	_	-	-	-

## Table 7 Description of register bits (address 2H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0010 = address 2H
11	K2_Mode	K2 mode. 0 = disable; 1 = enable.
10	F <sub>OFFSEN</sub>	Focus offset enable. 0 = enable; 1 = disable.
9 to 5	β[4:0]	<b>Focus offset compensation.</b> 00000 to 11111: $\beta = 0$ to $\beta = \frac{31}{32}$ .
4 to 0	_	not used

## 7.3.4 REGISTER 3: RF PATH GAIN

## Table 8Register address 3H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	G <sub>1</sub> 1	G <sub>1</sub> 0	G <sub>2</sub> 1	G <sub>2</sub> 0

BIT	7	6	5	4	3	2	1	0
SYMBOL	G <sub>3</sub> 3	G <sub>3</sub> 2	G <sub>3</sub> 1	G <sub>3</sub> 0	_	_	_	-

 Table 9
 Description of register bits (address 3H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0011 = address 3H
11 and 10	G <sub>1</sub> [1:0]	First RF amplifier stage gain.
		00 = 0 dB
		01 = 6 dB
		10 = 12 dB
		11 = not used
9 and 8	G <sub>2</sub> [1:0]	Second RF amplifier stage gain.
		00 = 6 dB
		01 = 12 dB
		10 = 18 dB
		11 = 24 dB
7 to 4	G <sub>3</sub> [3:0]	Third RF amplifier stage gain. 0000 to 1111: 0 to 13 dB in 0.8 dB steps.
3 to 0	-	not used

## TZA1038HW

7.3.5 REGISTER 4: RF LEFT AND RIGHT, OR SUM OFFSET COMPENSATION

## Table 10 Register address 4H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	RF <sub>OFFSL</sub> 5	RF <sub>OFFSL</sub> 4	RF <sub>OFFSL</sub> 3	RF <sub>OFFSL</sub> 2

BIT	7	6	5	4	3	2	1	0
SYMBOL	RF <sub>OFFSL</sub> 1	RF <sub>OFFSL</sub> 0	RF <sub>OFFSR</sub> 5/ RF <sub>OFFSS</sub> 5	RF <sub>OFFSR</sub> 4/ RF <sub>OFFSS</sub> 4	RF <sub>OFFSR</sub> 3/ RF <sub>OFFSS</sub> 3	RF <sub>OFFSR</sub> 2/ RF <sub>OFFSS</sub> 2	RF <sub>OFFSR</sub> 1/ RF <sub>OFFSS</sub> 1	RF <sub>OFFSR</sub> 0/ RF <sub>OFFSS</sub> 0

Table 11 Description of register bits (address 4H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0100 = address 4H
11 to 6	RF <sub>OFFSL</sub> [5:0]	Left channel RF offset compensation definition.
		bit RFSUM = 0: left RF channel offset compensation value
		bit RFSUM = 1: not used
5 to 0	RF <sub>OFFSR</sub> [5:0]	Right channel RF offset compensation definition.
		bit RFSUM = 0: right RF channel offset compensation value (symbol is $RF_{OFFSR}$ )
		bit RFSUM = 1 and bit DPD_DCC = 1: not used
		bit RFSUM = 1 and bit DPD_DCC = 0: the decoder controls DPD and RFSUM channels automatically, in parallel and with same values (symbol is $RF_{OFFSS}$ ).

7.3.6 REGISTER 5: RF SUM OFFSET COMPENSATION

## Table 12 Register address 5H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	_	_	_	_

BIT	7	6	5	4	3	2	1	0
SYMBOL		_	RF <sub>OFFSS</sub> 5	RF <sub>OFFSS</sub> 4	RF <sub>OFFSS</sub> 3	RF <sub>OFFSS</sub> 2	RF <sub>OFFSS</sub> 1	RF <sub>OFFSS</sub> 0

## Table 13 Description of register bits (address 5H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0101 = address 5H
11 to 6	_	not used
5 to 0	RF <sub>OFFSS</sub> [5:0]	RF offset compensation definition.
		bit RFSUM = 0: not used
		bit RFSUM = 1 and bit DPD_DCC = 0: not used
		bit RFSUM = 1 and bit DPD_DCC = 1: the decoder controls RFSUM channels; the DPD channels can be set independently from the microprocessor.

## TZA1038HW

7.3.7 REGISTER 6: SERVO GAIN AND DYNAMIC RADIAL OFFSET COMPENSATION FACTOR

 Table 14
 Register address 6H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	G <sub>LFR</sub> 3	G <sub>LFR</sub> 2	G <sub>LFR</sub> 1	G <sub>LFR</sub> 0

BIT	7	6	5	4	3	2	1	0
SYMBOL	G <sub>LFC</sub> 3	G <sub>LFC</sub> 2	G <sub>LFC</sub> 1	G <sub>LFC</sub> 0	α3	α2	α1	α0

 Table 15
 Description of register bits (address 6H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	0110 = address 6H
11 to 8	G <sub>LFR</sub> [3:0]	Low frequency gain, radial path output stage. 0000 to 1000: -15 to +9 dB in 3 dB steps.
7 to 4	G <sub>LFC</sub> [3:0]	Low frequency gain, central path output stage. 0000 to 1000: -15 to +9 dB in 3 dB steps.
3 to 0	α[3:0]	<b>Dynamic radial offset compensation factor.</b> 0000 to 1111: 0.60 to 1.35 in 0.05 steps; 1000 = balanced value (default).

7.3.8 REGISTER 7: SERVO PATH GAIN AND BANDWIDTH AND RF PATH BANDWIDTH AND PRE-EMPHASIS

Definitions in register 7 are intended mainly for software compatibility with the TZA1033HL/V1. New features that require more bit-space to program are moved to registers 14 and 15. Only DPD stretch remains programmed in register 7. Some parameters are slightly modified.

## Table 16 Register address 7H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	DPDLPF1	DPDLPF0	DPD_ stretch2	DPD_ stretch1

BIT	7	6	5	4	3	2	1	0
SYMBOL	DPD_ stretch0	DPD_ testmode	DVDALAS_ mode	EQ <sub>RF</sub> 2	EQ <sub>RF</sub> 1	EQ <sub>RF</sub> 0	f <sub>start_DPD</sub> 1	f <sub>start_DPD</sub> 0

 Table 17 Description of register bits (address 7H)

BIT	SYMBOL	FUNCTION					
DII	STWBOL	K2_Mode = 0	K2_Mode = 1				
15 to 12	AD[3:0]	0111 = address 7H	0111 = address 7H				
11 and 10	DPDLPF[1:0]	<b>DPD low-pass filter.</b> $0X : B_{-3dB} = 50 \text{ MHz} (equivalent to TZA1023)$	not applicable				
		1X : B <sub>-3dB</sub> = 10 MHz					

## **TZA1038HW**

DIT	CYMDOL	FUNCTION	
BIT	SYMBOL	K2_Mode = 0	K2_Mode = 1
9 to 7	DPD_stretch [2:0]	DPD pulse stretcher (t <sub>P</sub> ).	DPD pulse stretcher (t <sub>P</sub> ).
		000 = 1.9 ns	000 = 30 ns
		001 = 3.8 ns (equivalent to TZA1023)	001 = 15 ns
		010 = 7.5 ns	010 = 7.5 ns
		011 = 15 ns	011 = 3.8 ns
		100 = 30 ns	100 = 1.9 ns
		101 = not used	101 = 1.2 ns
6	DPD_ testmode	For factory test purposes only.	For factory test purposes only.
5	DVDALAS_ mode	<b>DVDALAS mode bit.</b> 0 = disables control of bits 11 to 6 and creates behaviour equivalent to TZA1023; 1 = enables DPD low-pass filter and time stretcher equivalent to TZA1033HL/V1.	not applicable
4 to 2	EQ <sub>RF</sub> [2:0]	RF channel low-pass filter (B <sub>RF</sub> ). 001 = 10 MHz	not applicable
1 and 0	f <sub>start_DPD</sub> [1:0]	Start frequency lead/lag filter, DPD block.	not applicable
		00 = 1 MHz	
		01 = 5 MHz	
		10 = 10 MHz	
		11 = not used	

## 7.3.9 REGISTER 8: RF CHANNEL SELECTION

## Table 18 Register address 8H

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	_	-	_	_

BIT	7	6	5	4	3	2	1	0
SYMBOL	SW-D <sub>mute</sub>	SW-D <sub>inv</sub>	SW-C <sub>mute</sub>	SW-C <sub>inv</sub>	SW-B <sub>mute</sub>	SW-B <sub>inv</sub>	SW-A <sub>mute</sub>	SW-A <sub>inv</sub>

## Table 19 Description of register bits (address 8H)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	1000 = address 8H.
11 to 8	-	not used
7	SW-D <sub>mute</sub>	0 = pass D signal; 1 = mute D signal.
6	SW-D <sub>inv</sub>	0 = pass D signal with no inversion; 1 = pass D signal with inversion.
5	SW-C <sub>mute</sub>	0 = pass C signal; 1 = mute C signal.
4	SW-C <sub>inv</sub>	0 = pass C signal with no inversion; 1 = pass C signal with inversion.
3	SW-B <sub>mute</sub>	0 = pass B signal; 1 = mute B signal.

## TZA1038HW

BIT	SYMBOL FUNCTION				
2	SW-B <sub>inv</sub>	0 = pass B signal with no inversion; 1 = pass B signal with inversion.			
1	SW-A <sub>mute</sub>	0 = pass A signal; 1 = mute A signal.			
0	SW-A <sub>inv</sub>	0 = pass A signal with no inversion; 1 = pass A signal with inversion.			

7.3.10 REGISTER 11: RADIAL SERVO OFFSET CANCELLATION

Table 20 Register address BH

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	LF <sub>OFFS</sub> 1	LF <sub>OFFS</sub> 0	SERVOOS	FTCHBW

BIT	7	6	5	4	3	2	1	0
SYMBOL	R <sub>OFFSE</sub> 3	R <sub>OFFSE</sub> 2	R <sub>OFFSE</sub> 1	R <sub>OFFSE</sub> 0	R <sub>OFFSF</sub> 3	R <sub>OFFSF</sub> 2	R <sub>OFFSF</sub> 1	R <sub>OFFSF</sub> 0

## Table 21 Description of register bits (address BH)

BIT	SYMBOL		FUNCTION
15 to 12	AD[3:0]	1011 = address BH	
11 and 10	LF <sub>OFFS</sub> [1:0]	DC offset compensation	for LF path (V <sub>LFOFFS</sub> ). Common for all servo inputs:
		SERVOOS = 0	SERVOOS = 1
		00 = 0 mV	00 = 0 mV
		01 = 5 mV	01 = 15 mV
		10 = 10 mV	10 = 30 mV
		11 = 15 mV	11 = 45 mV
9	SERVOOS	Servo offset scale (DACs 1 = triple range.	R <sub>OFFSx</sub> , C <sub>OFFSx</sub> and LF <sub>OFFS</sub> ). 0 = normal range;
8	FTCHBW	FTC bandwidth. 0 = 600 k	Hz (approximately); 1 = 1.2 MHz (approximately.)
7 to 4	R <sub>OFFSE</sub> [3:0]		compensation for radial servo path (E input). /; bit SERVOOS = 1: 0 to 60 mV.
3 to 0	R <sub>OFFSF</sub> [3:0]	-	compensation for radial servo path (F input). /; bit SERVOOS = 1: 0 to 60 mV.

7.3.11 REGISTER 12: CENTRAL SERVO OFFSET CANCELLATION INPUTS A AND B

#### Table 22 Register address CH

BIT	15	14	13	12	D11	D10	D9	D8
SYMBOL	AD3	AD2	AD1	AD0	TSTDPDRF	TSTSRV2	TSTSRV1	TSTSRV0

BIT	D7	D6	D5	D4	D3	D2	D1	D0
SYMBOL	C <sub>OFFSA</sub> 3	C <sub>OFFSA</sub> 2	C <sub>OFFSA</sub> 1	C <sub>OFFSA</sub> 0	C <sub>OFFSB</sub> 3	C <sub>OFFSB</sub> 2	C <sub>OFFSB</sub> 1	C <sub>OFFSB</sub> 0

## TZA1038HW

Table 23 D	escription of register b	its (address CH)	
BIT	SYMBOL		FUNCTION
15 to 12		1100 - address CH	

15 to 12	AD[3:0]	1100 = address CH
11	TSTDPDRF	<b>DPD RF test bit.</b> With this bit the DPD filter performance is checked. 0 = normal
		operation; 1 = RF signal filtered by the DPD block is connected to the RF output.
10 to 8	TSTSRV[2:0]	Test matrix for servo signals to pin OCENTRAL.
		000 = normal operation
		001 = filter DAC current for test purposes
		011 = CA (sum A to D)
		100 = channel A
		101 = channel B
		110 = channel C
		111 = channel D
7 to 4	C <sub>OFFSA</sub> [3:0]	<b>Central servo input A offset cancellation.</b> Bit SERVOOS = 0: 0 to 20 mV; bit SERVOOS = 1: 0 to 60 mV.
3 to 0	C <sub>OFFSB</sub> [3:0]	<b>Central servo input B offset cancellation.</b> Bit SERVOOS = 0: 0 to 20 mV; bit SERVOOS = 1: 0 to 60 mV.

#### 7.3.12 REGISTER 13: CENTRAL SERVO OFFSET CANCELLATION INPUTS C AND D

## Table 24 Register address DH

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	RFonly	_	_	_

BIT	7	6	5	4	3	2	1	0
SYMBOL	C <sub>OFFSC</sub> 3	C <sub>OFFSC</sub> 2	C <sub>OFFSC</sub> 1	C <sub>OFFSC</sub> 0	C <sub>OFFSC</sub> 3	C <sub>OFFSC</sub> 2	C <sub>OFFSC</sub> 1	C <sub>OFFSC</sub> 0

#### Table 25 Description of register bits (address DH)

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	1101 = address DH
11	RFonly	<b>Operation mode.</b> 0 = normal operation; 1 = RF only mode (servo outputs OA to OD, S1 and S2 are 3-state).
10 to 8	-	not used
7 to 4	C <sub>OFFSC</sub> [3:0]	<b>Central servo input C offset cancellation.</b> Bit SERVOOS = 0: 0 to 20 mV; bit SERVOOS = 1: 0 to 60 mV.
3 to 0	C <sub>OFFSD</sub> [3:0]	<b>Central servo input D offset cancellation.</b> Bit SERVOOS = 0: 0 to 20 mV; bit SERVOOS = 1: 0 to 60 mV.

## TZA1038HW

7.3.13 REGISTER 14: RF FILTER SETTINGS

Table 26 Register address EH

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	_	_	RFNFEN	RFEQEN

BIT	7	6	5	4	3	2	1	0
SYMBOL	RFKEQ	BWRF6	BWRF5	BWRF4	BWRF3	BWRF2	BWRF1	BWRF0

## Table 27 Description of register bits (address EH); bit K2\_Mode = 1

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	1110 = address EH
11 and 10	-	not used
9	RFNFEN	Noise filter enable. 0 = disable; 1 = enable.
8	RFEQEN	Equalizer enable. 0 = disable; 1 = enable.
7	RFKEQ	<b>Boost factor.</b> 0 = boost factor low; 1 = boost factor high.
6 to 0	BWRF[6:0]	Bandwidth limitation in RF path. 000 0000 to 111 1111: $f_{0(RF)} = 12$ to 145 MHz.

## 7.3.14 REGISTER 15: DPD FILTER SETTINGS

 Table 28
 Register address FH

BIT	15	14	13	12	11	10	9	8
SYMBOL	AD3	AD2	AD1	AD0	-	_	_	_

BIT	7	6	5	4	3	2	1	0
SYMBOL	_	_	DPD_LL2	DPD_LL1	DPD_LL0	DPD_LPF2	DPD_LPF1	DPD_LPF0

BIT	SYMBOL	FUNCTION
15 to 12	AD[3:0]	1111 = address FH
11 to 6	-	not used
5 to 3	DPD_LL[2:0]	DPD lead/lag filter start frequency (f <sub>start</sub> ).
		000 = 1 MHz
		001 = 5 MHz
		010 = 10 MHz
		011 = 18 MHz
		100 = 24 MHz
2 to 0	DPD_LPF[2:0]	DPD low-pass filter (f <sub>-3dB</sub> ).
		000 = 10 MHz
		001 = 50 MHz
		010 = 100 MHz
		011 = 180 MHz
		111 = 240 MHz

Table 29 Description of register bits (address FH); bit K2\_Mode = 1

## 7.4 Internal digital control, serial bus and external digital input signal relationships

The settings of all internal switches, DACs and modes of operation can be programmed via the serial bus. There are also a few external digital signals which influence the programmed settings.

#### 7.4.1 STANDBY MODE

To ensure a safe start-up, the TZA1038HW has an internal Power-on reset that resets on bit PWRON. During STANDBY mode, most circuits, including laser supplies, are switched off.

bit CD\_LDON = 1 if CD laser is on and POWERON bit DVD\_LDON = 1 if DVD laser is on and POWERON.

#### 7.4.2 RF ONLY MODE

The servo outputs can be disabled for easy interfacing in systems where two front-end signal processors are used. This mode will set the outputs OA to OD, S1 and S2 to 3-state. The RF data path remains active.

## 7.5 Signal descriptions

The variables  $A_1$  to  $A_3$ ,  $A_{RFSUM}$ ,  $A_{LFC}$  and  $A_{LFR}$ , are the linear equivalents of  $G_1$  to  $G_3$ , GRFSUM,  $G_{LFC}$  and  $G_{LFR}$ .

7.5.1 DATA PATH SIGNALS THROUGH PINS A TO D

With bit RFSUM = 0:

$$\begin{array}{l} (\mathsf{DVD}_{\mathsf{RFP}} - \mathsf{DVD}_{\mathsf{RFN}}) = \\ \mathsf{A}_2 \times {}^{1}\!/_4 \times [\mathsf{SW-A} \left\{ (\mathsf{A} - \mathsf{OPUREF}) \times \mathsf{A}_1 - \mathsf{RF}_{\mathsf{OFFSL}} \right\} \\ + \mathsf{SW-B} \left\{ (\mathsf{B} - \mathsf{OPUREF}) \times \mathsf{A}_1 - \mathsf{RF}_{\mathsf{OFFSL}} \right\} \\ + \mathsf{SW-C} \left\{ (\mathsf{C} - \mathsf{OPUREF}) \times \mathsf{A}_1 - \mathsf{RF}_{\mathsf{OFFSR}} \right\} \\ + \mathsf{SW-D} \left\{ (\mathsf{D} - \mathsf{OPUREF}) \times \mathsf{A}_1 - \mathsf{RF}_{\mathsf{OFFSR}} \right\} \end{array}$$

 $RFP = RFREF + 0.5 \times A_3 \times (DVD_{RFP} - DVD_{RFN})$ 

$$\mathsf{RFN} = \mathsf{RFREF} - 0.5 \times \mathsf{A}_3 \times (\mathsf{DVD}_{\mathsf{RFP}} - \mathsf{DVD}_{\mathsf{RFN}})$$

Thus:

$$A_3 \times A_2 \times A_1 \times \left( \frac{A + B + C + D}{4} - OPUREF - RF_{OFFS} \right)$$

Switches SW-A to SW-D can be programmed 1, -1 or 0 (respectively pass, invert or not pass the signal) for each channel. In this way the data can be read by any combination of diode inputs.

The first gain stage also carries the signals for DPD tracking. Therefore this stage will also be active when RFSUM input and DPD is selected. The DC offset cancellation is also active in this situation but left and right channels are controlled from a single DAC. Also in this situation, the A to D and RFSUM inputs are used simultaneously.

Control of the DC offset DACs can be chosen to be from the same register or from two independent registers (registers 4 and 5).

7.5.2 DATA SIGNAL PATH THROUGH INPUT PINS RFSUMP AND RFSUMN

With bit RFSUM = 1:

 $(DVD_{RFP} - DVD_{RFN}) =$ A<sub>RFSUM</sub> × [RFSUMP - RFSUMN - RF<sub>OFFSS</sub>]

 $\mathsf{RFP} = \mathsf{RFREF} + 0.5 \times \mathsf{A}_3 \times (\mathsf{DVD}_{\mathsf{RFP}} - \mathsf{DVD}_{\mathsf{RFN}})$ 

 $RFN = RFREF - 0.5 \times A_3 \times (DVD_{RFP} - DVD_{RFN})$ 

Thus:

 $RF_{dif} = A_{RFSUM} \times [RFSUMP - RFSUMN - RF_{OFFSS}]$ 

#### 7.5.3 HF FILTERING

The differential HF signal from the  $G_3$  stage is sent to a filter section that consists of an equalizer and a noise filter, which are controlled by bits BWRF, RFKEQ, RFEQEN and RFNFEN. The equalizer has a transfer function  $H_1$  (s) which is modelled after a target transfer function  $H_e$  (s):

$$H_{e}(s) = \frac{1 + k \times \frac{s^{2}}{\omega_{0RF}^{2}}}{1 + \frac{s^{2}}{\omega_{0RF}}^{2} + \alpha \times \frac{s}{\omega_{0RF}}} \times \frac{1}{1 + \tau \times \frac{s}{\omega_{0RF}}}$$

This represents a third-order equi-ripple phase filter with a good delay response. The boost factor k is programmable via the serial bus control bit RFKEQ. The corner frequency  $\omega_{0RF} = 2\pi f_{0RF}$  is programmable via control parameter bit BWRF. The equalizer is switched on with control bit RFEQEN.

The noise filter has a transfer function  $H_2$  (s) which is modelled after a third-order Butterworth low-pass filter with target transfer function  $H_n$  (s):

$$H_{n}(s) = \frac{1}{1 + \frac{s^{2}}{\omega_{0RF}^{2}} + \frac{s}{\omega_{0RF}}} \times \frac{1}{1 + \frac{s}{\omega_{0RF}}}$$

The corner frequency  $\omega_{0RF}$  is equal to that of the equalizer filter. The noise filter is switched on with bit RFNFEN.

Focus servo signals:

$$OA = \frac{1}{R_{LFC}} \times A_{LFC} \times (A - OPUREF + LF_{OFFS} - C_{OFFSA})$$
  
+  $\beta \times F_{OFFS}$ 

$$OB = \frac{1}{R_{LFC}} \times A_{LFC} \times (B - OPUREF + LF_{OFFS} - C_{OFFSB})$$
  
+ (1 -  $\beta$ ) × F<sub>OFFS</sub>

$$OC = \frac{1}{R_{LFC}} \times A_{LFC} \times (C - OPUREF + LF_{OFFS} - C_{OFFSC})$$
  
+  $\beta \times F_{OFFS}$ 

$$OD = \frac{1}{R_{LFC}} \times A_{LFC} \times (D - OPUREF + LF_{OFFS} - C_{OFFSD})$$
$$+ (1 - \beta) \times F_{OFFS}$$

The parameter  $\beta$  can be programmed via the serial bus.

The focus offset DAC can be switched on with the control bit  $\mathsf{F}_{\mathsf{OFFSEN}}$ 

#### 7.5.5 RADIAL SIGNALS

#### 7.5.5.1 DPD signals (DVD-ROM mode) with no drop-out concealment

DPD tracking can be activated with bits RT\_mode[2:0] of register 1. Input signals are taken from the diode inputs A to D, through the input stage  $G_1$  and the DC offset cancellation DAC. When bit RFSUM = 0, the input stage is also used for the RF signal. When bit RFSUM = 1, the setting for  $G_1$  and DC offset control can be independent of the setting for the data signal which goes through RFSUM.

$$S1_{DPD} = I_{(FS)(DPD)} \times \frac{\Delta t}{T_{P}} + I_{REFRAD}$$
$$S2_{DPD} = -I_{(FS)(DPD)} \times \frac{\Delta t}{T_{P}} + I_{REFRAD}$$

 $\frac{\Delta t}{T_P}$  is the time difference between the two input signals,

relative to the period time  $T_{P}$  of the input signal.  $I_{(FS)(DPD)}$  is the full scale range.

The bandwidth of the DPD signal is limited by the 100 kHz phase detector integration filters and the bandwidth of the output stages (100 kHz for S1 and S2).

The input signals used for DPD depend on the programmed radial tracking mode (bits RT\_mode[2:0]):

$$DPD_{mode} = DPD2: \frac{\Delta t}{T_{P}} (A,D) \text{ or } DPD2: \frac{\Delta t}{T_{P}} (A + C, B + D)$$

$$DPD_{mode} = DPD4: 0.5[\frac{\Delta t}{T_{P}} (A,D) + \frac{\Delta t}{T_{P}} (C,B)]$$

Range of  $\frac{\Delta t}{\overline{T}_{P}}$  is from –0.5 to + 0.5.

 $\frac{\Delta t}{T_P}$  > 0 if A,C phase leads with respect to D,B phase.

 $\mathsf{FTC} = (\mathsf{S1} - \mathsf{S2}) \times (\mathsf{R}_\mathsf{FTC} + \mathsf{FTCREF})$ 

For S1 and S2 bit RAD\_pol is assumed to be set to logic 1. Otherwise the signals appearing at S1 and S2 will be swapped.

#### 7.5.5.2 DPD signals (DVD-ROM mode) with drop-out concealment

With bit DOCEN = 1, drop-out concealment is activated and the S1 and S2 outputs change:

- The common mode level (I<sub>REFRAD</sub>) is now determined by the CA signal
- The scaling changes.

At low signal levels (SUM < DOC<sub>threshold</sub>), the contribution

of 
$$\frac{\Delta t}{T_P}$$
 is reduced smoothly.

$$\mathrm{S1}_{\mathrm{DPD}} = \mathrm{C} \times \mathrm{I}_{(\mathrm{FS})(\mathrm{DPD})(\mathrm{DOC})} \times \frac{\Delta t}{\mathrm{T}_{\mathrm{P}}} + 0.25 \times \mathrm{CA}.$$

$$S2_{DPD} = -C \times I_{(FS)(DPD)(DOC)} \times \frac{\Delta t}{T_{P}} + 0.25 \times CA.$$

Where:

- $I_{(FS)(DPD)(DOC)}$  is the full scale range
- C = concealment multiplier, C = 0 to 1 when CA is 0 to DOC<sub>threshold</sub>
- CA = OA + OB + OC + OD
- DOC<sub>threshold</sub> is typically 3 μA.

For S1 and S2 bit RAD\_pol is assumed to be set to logic 1. Otherwise the signals appearing at S1 and S2 will be swapped.

The DPD detection can not work properly when the input signal becomes very small. The output of the DPD may then show a significant offset. The DOC may not conceal this offset completely because:

- DOC is gradually controlled from the CA signal
- The CA signal may not become 0 during disc-defect.

7.5.5.3 Three-beam push-pull (CD mode)

When the three-beam system is used, the radial signals S1 and S2 can be composed from inputs E and F.

$$S1_{PP} = A_{LFR} \times \left\{ \frac{E - OPUREF + LF_{OFFS} + R_{OFFSE}}{R_{LFR}} \right\}$$

$$S2_{PP} = A_{LFR} \times \left\{ \frac{F - OPUREF + LF_{OFFS} - R_{OFFSF}}{R_{LFR}} \right\}$$

FTC = (S1 – S2)  $\times$   $R_{FTC}$  + FTCREF (bandwidth limited to 600 kHz).

For S1 and S2 bit RAD\_pol is assumed to be set to logic 1. Otherwise the signals appearing at S1 and S2 will be swapped.

#### 7.5.5.4 Enhanced push-pull

Top hold push-pull method is supported but only in conjunction with a compatible decoder. The peak hold function is executed in the decoder, by measuring the mirror levels of the gap-zones in each header. The TZA1038HW will compensate for offset errors in two ways:

- The DC offset from the pick-up can be compensated by means of a DAC (C<sub>OFFSx</sub>) in each channel
- The dynamic offsets can be compensated by means of the multiplier ratio  $\alpha$ .

The correction values must be calculated in the decoder and programmed via the serial bus. The method is called the enhanced push-pull method.

For S1 and S2 bit RAD\_pol is assumed to be set to logic 1. Otherwise the signals appearing at S1 and S2 will be swapped.

## TZA1038HW

$$\begin{split} S1_{PP} &= A_{LFR} \times \alpha \times \left\{ \frac{A + B - 2 \times OPUREF + 2 \times LF_{OFFS} - (C_{OFFSA} - C_{OFFSB})}{R_{LFPP}} \right\} \\ S2_{PP} &= A_{LFR} \times (2 - \alpha) \times \left\{ \frac{C + D - 2 \times OPUREF + 2 \times LF_{OFFS} - (C_{OFFSC} - C_{OFFSD})}{R_{LFPP}} \right\} \end{split}$$

or:

$$S1_{PP} = A_{LFR} \times \alpha \times \left\{ \frac{A - OPUREF + LF_{OFFS} - C_{OFFSA}}{R_{LFPP}} \right\}$$

$$S2_{PP} \ = \ A_{LFR} \times (2 - \alpha) \times \left\{ \frac{D - OPUREF + LF_{OFFS} - C_{OFFSD}}{R_{LFPP}} \right\}$$

The signals from the B and C channels can be switched off, depending on the photodiode configuration (bit RT\_mode[2:0]).

## TZA1038HW

## 8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOLS	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		_	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+85	°C
V <sub>esd</sub>	electrostatic discharge	Human Body Model (HBM); note 1	-	2000	V
	voltage	Machine Model (MM); note 1	_	200	V

#### Note

1. ESD behaviour is tested in accordance with JEDEC II standard:

HBM is equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor. MM is equivalent to discharging a 200 pF capacitor through a 0.75  $\mu$ H series inductor.

#### 9 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	27	K/W

## **10 CHARACTERISTICS**

 $V_{DDA} = 5 V_{;} V_{DDD3} = 3.3 V; V_{DDD5} = 5 V; V_{RFREF} = 1.2 V; T_{amb} = 25 °C; RF inputs A to D are referred to pin OPUREF; f_{0(RF)} = 50 MHz; R_{ext} = 12.1 k\Omega$  (pin REXT); RF output max. load on pins RFP and RFN is  $Z_{O(max)}$ : 5 pF parallel with 10 k $\Omega$  to  $V_{SS}$ ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
T <sub>amb</sub>	ambient temperature		-40	-	+85	°C
Supplies						
V <sub>DDA1</sub> , V <sub>DDA2</sub> , V <sub>DDA3</sub> , V <sub>DDA4</sub>	analog supply voltage		4.5	5.0	5.5	V
V <sub>DDD3</sub>	3 V digital supply voltage		2.7	3.3	5.5	V
V <sub>DDD5</sub>	5 V digital supply voltage		4.5	5.0	5.5	V
V <sub>I(logic)</sub>	logic input compatibility	note 1	2.7	3.3	5.5	V
V <sub>POR</sub>	Power-on reset voltage		3.3	3.5	3.7	V
I <sub>DD</sub>	supply current	without laser supply	-	98	120	mA
		STANDBY mode	—	-	1	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RF data path	n, input: pins A to D a	nd OPUREF		I		
V <sub>i(OPUREF)</sub>	input voltage on pin OPUREF	note 2	1.5	0.5V <sub>DDA</sub>	$V_{DDA} - 2$	V
V <sub>i(RF)(FS)</sub>	input voltage on	referred to V <sub>OPUREF</sub>				
	pins A to D for	G <sub>1</sub> = 0 dB	-	-	600	mV
	full-scale at output	G <sub>1</sub> = 6 dB	_	-	300	mV
		G <sub>1</sub> = 12 dB	-	-	150	mV
V <sub>I(DC)</sub>	DC component of input voltage		1.8	0.5V <sub>DDA</sub>	V <sub>DDA</sub> - 1.4	V
V <sub>RFOFFSL</sub> ,	DC offset	G <sub>1</sub> = 0 dB	350	450	550	mV
VRFOFFSR	compensation	G <sub>1</sub> = 6 dB	175	225	275	mV
	voltage	G <sub>1</sub> = 12 dB	90	120	160	mV
$\Delta V_{RFOFFSL}$ ,	DC offset	G <sub>1</sub> = 0 dB	-	7.1	_	mV
$\Delta V_{RFOFFSR}$	compensation	G <sub>1</sub> = 6 dB	_	3.6	_	mV
	voltage resolution	G <sub>1</sub> = 12 dB	_	1.9	_	mV
I <sub>I(bias)</sub>	input bias current on pins A to D		-	-	5	μA
Z <sub>i</sub>	input impedance of pins A to D		100	-	-	kΩ
A <sub>RF(min)</sub>	minimum gain	$G_1 = 0 dB, G_2 = 6 dB,$ $G_3 = 0 dB; note 3$	4	6	8	dB
A <sub>RF(max)</sub>	maximum gain	$G_1 = 12 \text{ dB},$ $G_2 = 24 \text{ dB},$ $G_3 = 13 \text{ dB}; \text{ note } 3$	48	49	52	dB
TC <sub>gain</sub>	gain temperature coefficient		-	-0.025	-	dB/°C
$\Delta G_1$	first RF amplifier stage gain step size		5	6	7	dB
$\Delta G_2$	second RF amplifier stage gain step size		5	6	7	dB
RF data path	n, input: pins RFSUMF	and RFSUMN		•	•	
V <sub>I(DC)</sub>	DC input voltage	with respect to V <sub>SS</sub>	1.3	-	V <sub>DDA</sub> - 1.0	V
VI(SUM)(dif)	differential input	G <sub>RFSUM</sub> = –6 dB	_	_	1800	mV
	voltage	G <sub>RFSUM</sub> = 0 dB	_	-	1400	mV
		G <sub>RFSUM</sub> = 6 dB	-	-	700	mV
		G <sub>RFSUM</sub> = 12 dB	_	-	350	mV
		G <sub>RFSUM</sub> = 18 dB	_	-	175	mV
I <sub>I(bias)</sub>	input bias current		_	5	-	μA
ZI	input impedance	note 4	50	_	600	kΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>RFOFFSS</sub>	DC offset	G <sub>RFSUM</sub> = -6 dB	-	1700	-	mV
	compensation	G <sub>RFSUM</sub> = 0 dB	-	850	-	mV
	voltage	G <sub>RFSUM</sub> = 6 dB	-	425	-	mV
		G <sub>RFSUM</sub> = 12 dB	-	210	-	mV
		G <sub>RFSUM</sub> = 18 dB	-	105	-	mV
$\Delta V_{RFOFFSS}$	DC offset	G <sub>RFSUM</sub> = -6 dB	-	27	-	mV
	compensation	G <sub>RFSUM</sub> = 0 dB	-	13.5	-	mV
	voltage resolution	G <sub>RFSUM</sub> = 6 dB	-	6.7	-	mV
		G <sub>RFSUM</sub> = 12 dB	-	3.4	-	mV
		G <sub>RFSUM</sub> = 18 dB	-	1.7	-	mV
A <sub>RFSUM(min)</sub>	minimum gain	notes 3 and 5	-8	-6	-4	dB
A <sub>RFSUM(max)</sub>	maximum gain	notes 3 and 5	29	31	33	dB
TC <sub>gain</sub>	gain temperature coefficient		-	-0.02	-	dB/°C
$\Delta G_{\text{RFSUM}}$	RFSUM amplifier stage gain step size		5	6	7.5	dB
RF data path	, filter and output	1	ļ	l	I	I
Vn(o)(dif)(rms)	differential RF output noise voltage (RMS value)	diode input: BWRF = 127; f = 0 to 500 MHz; RFNFEN = 1; note 6 A = 12 + 24 + 6 dB; RFEQEN = 0 A = 12 + 6 + 6 dB; RFEQEN = 1; RFEQEN = 1; RFKEQ = 0 A = 12 + 6 + 6 dB; RFEQEN = 1; RFKEQ = 1 SUM input: BWRF = 127; f = 0 to 500 MHz; RFNFEN = 1; note 6 A = 12 + 6 + 6 dB;	- - -	7 6 9 11	- - - -	mV mV mV mV
V <sub>OO(ref)</sub>	DC output offset voltage with respect to V <sub>RFREF</sub>	$RFEQEN = 0$ $V_{I(RF)} = 0 V;$ $DVD_{OFFS} = 0; note 7$ $V_{RFREF} = 1.2 V$ $V_{RFREF} = 0.8 to 2.1 V$	-		60 100	mV

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>o(dif)(p-p)</sub>	differential output voltage on pins RFP and RFN (peak-to-peak value)		-	-	1.4	V
V <sub>O(RF)(DC)</sub>	DC output voltage on pins RFP and RFN		0.35	_	V <sub>DDA</sub> – 1.9	V
V <sub>i(RFREF)</sub> (CM)	input reference voltage for common mode output on pin RFREF		0.8	1.2	2.1	V
R <sub>o</sub>	output impedance on pins RFP and RFN		_	100	-	Ω
$\Delta G_3$	third RF amplifier stage gain step size	note 8	_	0.85	1.3	dB
h <sub>1</sub>   –  h <sub>e</sub>	equalizer amplitude error	flatness between f <sub>0</sub> and 100 kHz	_	-	1.5	dB
h <sub>1</sub>   –  h <sub>n</sub>	noise filter amplitude error	flatness between $f_0$ and 100 kHz	_	-	1.5	dB
B <sub>RF(-3dB)</sub>	–3 dB bandwidth of RFP and RFN signal path	RFEQEN = 0; RFNFEN = 0	200	300	-	MHz
f <sub>0(RF)</sub>	noise filter and	BWRF = 0	8	12.0	14.5	MHz
	equalizer corner frequency	BWRF = 127	100	145	182	MHz
$\Delta f_{0(RF)}$	noise filter and equalizer corner frequency step size	$\Delta BWRF = 1$ ; note 9	0.73	1.06	1.32	MHz
t <sub>d(RF)</sub>	flatness delay in RF data path	equalizer off; f = 0 to 150 MHz	-	-	0.1	ns
		equalizer on; f = 0 to 100 MHz; BWRF = 127	_	-	0.5	ns
		equalizer and noise filter on; $f = 0 \text{ to } 0.7f_{0(RF)}$				
		BWRF = 0	-	-	3.5	ns
		BWRF = 127			0.6	ns
t <sub>st(G3)</sub>	amplifier G <sub>3</sub> gain change settling time	note 10	-	-	0.5	μs
α	equalizer parameter	see Section 7.5.3	1.125	1.25	1.375	
τ	equalizer parameter	see Section 7.5.3	1.18	1.31	1.44	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
k	equalizer parameter	see Section 7.5.3				
		RFKEQ = 0	3.2	4.0	4.8	
		RFKEQ = 1	4.8	6.0	7.2	
LF servo pat	h					
V <sub>I(LF)</sub>	input voltage range	path to focus servo outputs referred to V <sub>OPUREF</sub>	700	-	-	mV
		path to radial servo outputs referred to V <sub>OPUREF</sub>	500	_	_	mv
V <sub>O(LF)</sub>	servo output voltage			V <sub>DD</sub> – 2.5	V	
V <sub>LFOFFS(CM)</sub>	common mode	SERVOOS = 0	-	15	_	mV
	offset compensation voltage	SERVOOS = 1	-	45	-	mV
$\Delta V_{LFOFFS}$	DC offset voltage	SERVOOS = 0	4.25	5	5.75	mV
	resolution	SERVOOS = 1	13	15	17	mV
V <sub>ROFFS</sub> ,	offset voltage	SERVOOS = 0	-	20	-	mV
V <sub>COFFS</sub> compensation		SERVOOS = 1	-	60	-	mV
$\Delta V_{ROFFS}$ ,	DC offset voltage	SERVOOS = 0	1.0	1.3	1.6	mV
$\Delta V_{COFFS}$	resolution	SERVOOS = 1	3.0	4	4.8	mV
V <sub>I(FTCREF)</sub>	FTC reference input reference voltage		1.25	-	2.75	V
V <sub>O(FTC)(p-p)</sub>	FTC output voltage (peak-to-peak value)		2.0	-	-	V
I <sub>O(LF)</sub>	output current	focus servo outputs	0	_	12	μA
		radial servo outputs	0	_	12	μA
I <sub>FOFFS</sub>	focus compensation current	from F <sub>OFFS</sub> DAC	310	390	480	nA
$\Delta I_{FOFFS}$	compensation current resolution		_	12	-	nA
I <sub>(FS)(DPD)</sub>	DPD full scale current	f = 3 MHz; V <sub>i</sub> = 100 mV (p-p)				
		DOCEN = 0	17	20	23	μA
		DOCEN = 1	4.5	6.6	8	μA
I <sub>th(DOC)</sub>	DOCEN threshold current	d SUM value 2.5 3 3.5		3.5	μA	
I <sub>REFRAD</sub> (CM)	common mode DC current in DPD mode			3.5	_	μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R <sub>LFC</sub>	LF path input transresistance	G <sub>LFC</sub> = 0 dB	10.5	14	16.5	kΩ
R <sub>LFR</sub>	CD satellite path input transresistance	$G_{LFR} = 0 dB; \alpha = 1$ 11 15 18		18	kΩ	
R <sub>LFPP</sub>	DVD push-pull transresistance	$G_{LFR} = 0 \text{ dB}; \alpha = 1$	$G_{LFR} = 0 dB; \alpha = 1$ 23 30 36		36	kΩ
R <sub>FTC</sub>	fast track count transimpedance	note 11	note 11 510 650 800		800	kΩ
G <sub>LFC</sub>	gain range central channels		-15.5	_	+8.5	dB
$\Delta G_{LFC}$	gain resolution		_	3	-	dB
G <sub>LFR</sub>	gain range radial channels		-15.5	_	+8.5	dB
$\Delta G_{LFR}$	gain resolution		-	3	-	dB
$B_{LF(-3dB)}$	–3 dB bandwidth of LF path		60	75	100	kHz
B <sub>FTC</sub>	FTC bandwidth	FTCHBW = 0	-	600	-	kHz
		FTCHBW = 1; note 12	-	1200	-	kHz
LRM	dynamic radial left right matching	α = 1	-7	- +7		%
СРМ	channel pair matching	$G_{LF} = 0 \text{ dB; note 13}$ $V_{I(LF)} = 96 \text{ mV; pairs}$ $OA, OD \text{ or OC, OB}$ $V_{I(LF)} = 48 \text{ mV; pair}$ $S1 \text{ and } S2$	-2 -7	_	+2 +7	%FS %FS
α	dynamic radial offset compensation factor	0.6 - 1.35		1.35		
Δα	dynamic radial offset compensation factor resolution		-	0.05	-	
ALPC Autom	natic Laser Power Cor	ntrol				
V <sub>i(mon)</sub>	input voltage from laser monitor diode	P-type monitor diode				
		LOW level voltage	V <sub>DDA4</sub> - 0.140	V <sub>DDA4</sub> – 0.155	V <sub>DDA4</sub> – 0.170	
		HIGH level voltage	V <sub>DDA4</sub> – 0.215	V <sub>DDA4</sub> – 0.190	V <sub>DDA4</sub> – 0.180	V
		LOW level voltage	0.145	0.155	0.17	V
		HIGH level voltage	0.175	0.185	0.17	V
V <sub>O(laser)</sub>	laser output voltage			V <sub>DDL</sub> – 0.5	V	
V <sub>prot</sub>	low supply voltage protection level				V	

## **TZA1038HW**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta V_{prot}$	low supply voltage protection hysteresis		-	200	-	mV
I <sub>I(mon)</sub>	laser monitor diode input current		-	-	200	nA
I <sub>o(laser)(max)</sub>	maximum current output to laser		-120	-	-	mA
t <sub>on(laser)</sub>	laser switch on time		-	3	-	ms
FTC compar	ator				·	ł
V <sub>I(CM)</sub>	common mode input voltage		0	-	2.5	V
V <sub>OL</sub>	LOW-level output voltage		0	-	0.5	V
V <sub>OH</sub>	HIGH-level output voltage		V <sub>DDD3</sub> - 0.5	-	V <sub>DDD3</sub>	V
V <sub>IO</sub>	input offset voltage		-	-	10	mV
ILI	input leakage current		-	-	100	nA
A <sub>V</sub>	voltage gain		-	200	-	V/mV
t <sub>r</sub> , t <sub>f</sub>	rise and fall time	C <sub>L</sub> = 15 pF	-	250	-	ns
t <sub>res</sub>	response time	V <sub>I(dif)</sub> = 200 mV (p-p)	-	200	-	ns
Serial bus in	terface (see Fig.8)					
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DDD3</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.3V <sub>DDD3</sub>	V
IIH	HIGH-level input current on pin TM	input incorporates internal pull-down resistor	_	-	100	μΑ
lı	input current	pins SIDA, SICL and SILD	-	-	100	nA
t <sub>su(strt)</sub>	start set-up time		0	-	-	ns
t <sub>su(D)</sub>	data set-up time		5	_	_	ns
t <sub>h(D)</sub>	data hold time		20	_	-	ns
t <sub>clk(H)</sub>	clock HIGH time		10	-	_	ns
t <sub>clk(L)</sub>	clock LOW time		10	-	_	ns
T <sub>clk</sub>	clock period		30	_	_	ns
t <sub>su(load)</sub>	load pulse set-up time		30	_	-	ns
t <sub>load(H)</sub>	load pulse HIGH time		10	-	-	ns

#### Notes

1. Level follows the applied supply voltage at pin  $V_{\text{DDD3}}.$ 


- TZA1038HW
- 2. This range for the servo path is designed to be larger than for the data path so that the servo path can handle out-of-focus situations.

3. 
$$A = 10^{\frac{(G1+G2+G3)}{20}}$$
 [dB] or  $A = 10^{\frac{(Gsum+G3)}{20}}$  [dB] (see Section 7.5).

- 4. Input impedance depends on gain setting. Highest gain has lowest input impedance.
- 5. The gain of the RF sum channel, when programmed to -6 dB, will be increased when the supply voltage is below 4.8 V and at an ambient temperature of -40 °C.
- 6. Noise figures depend on gain and filter settings, examples given here.

7. 
$$V_{OO(ref)} = \frac{V_{RFP} + V_{RFN}}{2} - V_{RFREF}$$

- 8. Integral range for  $G_3$  from minimum to maximum gain is 13 dB (typical).
- 9. At the transition BWRF = 63 to 64 the  $\Delta f$  may be between -0.2 and +1.7 MHz
- 10. Faster for small steps.
- Overall gain from input to output is determined by R<sub>FTC</sub>/R<sub>LFR</sub> or R<sub>FTC</sub>/R<sub>LFPP</sub>, depending on radial tracking mode, three-beam push-pull (CD) or DVD push-pull. Gain FTC scales with G<sub>FRR</sub>. When DPD tracking is selected the FTC gain is fixed.
- 12. High FTC bandwidth is achieved when  $I_{S1}$  and  $I_{S2}$  > 1.5  $\mu A.$
- 13. Channel pair matching is defined in % of full scale (FS) output at half of the full scale level.



TZA1038HW

# High speed advanced analog DVD signal processor and laser supply

## **11 APPLICATION INFORMATION**

#### 11.1 Signal relationships

Simplified relationships between signals are described in this section. In the simplification, all built-in options for DVD-ROM are omitted. The variables A<sub>1</sub> to A<sub>3</sub>, A<sub>LFC</sub> and A<sub>LFR</sub>, are the linear equivalents of bits G<sub>1</sub> to G<sub>3</sub>, G<sub>LFC</sub> and G<sub>LFR</sub>.

#### 11.1.1 DATA PATH

Pins RFP and RFN carry the RF data signals in opposite phases with respect to each other. This allows an ADC with a balanced or differential input to be used in the decoder. Depending on the DC input ranges of the ADC, in many cases the connection between TZA1038HW and the decoder can be a DC pin to pin connection. The common mode DC level of pins RFP and RFN can be chosen independently by means of input pin RFREF.

#### If bit RFSUM = 0

- $V_{RFP} = V_{RFREF} + 0.5 \times A_3 \times A_2 \times A_1 \times (V_I V_{RFOFFS})$
- $V_{RFN} = V_{RFREF} 0.5 \times A_3 \times A_2 \times A_1 \times (V_I V_{RFOFFS})$
- $V_{\text{RFDIF}} = A_3 \times A_2 \times A_1 \times (V_I V_{\text{RFOFFS}}).$

## If bit RFSUM = 1

- $V_{RFP} = V_{RFREF} + 0.5 \times A_{RFSUM} \times A_3 \times (V_{RFSUMP} V_{RFSU} MN V_{RFOFFSS})$
- $V_{RFN} = V_{RFREF} 0.5 \times A_{RFSUM} \times A_3 \times (V_{RFSUMP} V_{RFSU} M_N V_{RFOFFSS})$
- $V_{RFDIF} = A_{RFSUM} \times A_3 (V_{RFSUMP} V_{RFSUMN} V_{RFOFFSS}).$ Where:
- A1, A2, A3 and ARFSUM are programmed gain values
- V<sub>I</sub> = average input voltage at pins A to D, with respect to the voltage at pin OPUREF
- V<sub>RFOFFS</sub> is the programmed RF<sub>OFFS</sub> DAC voltage (register 4 and register 5)
- V<sub>RFREF</sub> is the input voltage at pin RFREF.

Correct settings for  $V_{RFREF}$  and  $V_{RFOFFS}$  are required to keep both  $V_{RFP}$  and  $V_{RFN}$  at the DC voltage levels specified for the TZA1038HW and the decoder.

#### 11.1.2 SERVO PATH

The current through output pins OA to OD represents the low-pass filtered input voltage of each individual pick-up segment. The gain from input to output can be programmed to adapt to different disc types or pick-ups (offset cancellation is omitted for simplicity):

$$O_{\rm X} = \frac{V_{\rm IX} \times A_{\rm LFC}}{14 \ \rm k\Omega}$$

$$I_{S1} = \frac{(V_{I(A)} + V_{I(B)}) \times A_{LFR}}{30 \ k\Omega}$$
 (in DVD push-pull mode)

$$I_{S2} = \frac{(V_{I(C)} + V_{I(D)}) \times A_{LFR}}{30 \text{ k}\Omega} \text{ (in DVD push-pull mode)}$$

or:

I

$$I_{S1} = \frac{V_{I(E)} \times A_{LFR}}{15 \text{ k}\Omega}$$
 (in CD three-beam push-pull mode)

$$I_{S2} = \frac{V_{I(F)} \times A_{LFR}}{15 \text{ k}\Omega}$$
 (in CD three-beam push-pull mode)

or:

 $I_{S1} = I_{DC} + I_{FS} \times \text{phase difference}$  (in DPD mode)

$$I_{S2} = I_{DC} - I_{FS} \times phase difference (in DPD mode)$$

Where:

- A<sub>LFC</sub> and A<sub>LFR</sub> are the programmable gains in central and radial paths
- Gain should be programmed such that maximum signal levels fit into the range of the servo processor ADC
- $V_{I(A)}$ ;  $V_{I(B)}$ ;  $V_{I(C)}$  and  $V_{I(D)}$  are defined as input voltages at pins A to D with respect to pin OPUREF
- $I_{DC}$  is a DC current that keeps  $I_{S1}$  and  $I_{S2}$  unipolar
- I<sub>FS</sub> is the sensitivity to relative phase difference.

Phase difference = 
$$\frac{\Delta t}{T_p} = \frac{\Delta \phi[\text{degrees}]}{360}$$
  
-180° <  $\phi$  < + 180°.

**TZA1038HW** 

## High speed advanced analog DVD signal processor and laser supply

## 11.2 Programming examples

Table 30 Sample of register values and mode settings.

	REGISTER VALUE (HEX)			
REGISTER	DVD; LOW GAIN	DVD; HIGH GAIN <sup>(1)</sup>	CD; HIGH GAIN <sup>(1)</sup>	MODE SETTINGS
0	005	045	043	switch on the laser power; $V_{mon} = 150 \text{ mV}$ ; set GRFSUM
1	01D	01D	007 select diode or SUM inputs and corresponding t method	
2	800	800	800	set K2 mode
3	800	_	800	set low RF gain = 18 dB + $G_3$
	_	800	_	set $G_1$ for DPD ( $G_3 = 0$ dB in this example)
4	820	410	410	approximation for DVD <sub>OFFS</sub> DAC
5	000	000	000	optional second RF offset setting
6	338	778	778	$G_{LFC} = G_{LFR} = -6 \text{ dB}$ (low gain) or +6 dB (high gain); $\alpha = 1$
7	200	200	000	set bits DPD_stretch to 1.9 ns
8	000	000	000	enable inputs A to D for RF
9	000	000	000	not used
10	000	000	000	not used
11	000	000	000	set for electrical offset compensation from pick-up (see
12	000	000	000	Section 11.4)
13	000	000	000	
14	335	335	335	set bits BWRF to 80 MHz; RFEQEN = 1; RFNFEN = 1
15	022	022	000	set bits DPD_LL to 24 MHz; set bits DPD_LPF to 100 MHz

## Note

1. Use RFSUM input.

## 11.3 Energy saving

Bit PWRON can be used to bring the TZA1038HW into STANDBY mode reducing the supply current to approximately 0.5 mA.

## 11.4 Initial DC and gain setting strategy

#### 11.4.1 ELECTRICAL OFFSET FROM PICK-UP

It is useful to compensate for electrical offset, especially with pick-ups that give a low output signal. It is possible to compensate for each individual servo channel. Due to internal circuitry, the TZA1038HW servo channels can handle only signals positive with respect to the reference input OPUREF. Therefore the potentially negative offset from the pick-up must first be cancelled. The LF<sub>OFFS</sub> DAC can be programmed to do this, and will apply this to all six channels at the same time. The LF<sub>OFFS</sub> DAC can be set to 0, 5, 10 or 15 mV.

As a second step, the offset between each channel can be compensated by connecting the DACs to each individual DAC ( $C_{OFFSA}$  to  $C_{OFFSD}$ ,  $R_{OFFSE}$  and  $R_{OFFSF}$ ). These DACs can be programmed between 0 and 20 mV with approximately 1.25 mV resolution. Where the LF<sub>OFFS</sub> DAC increases the outputs signal level, the individual DACs decrease the output signal. In this way the output signal can be set very close to zero. The range of DACs, LF<sub>OFFS</sub>,  $C_{OFFS}$  and  $R_{OFFS}$  can be tripled with control bit SERVOOS.

The output current of servo channel A is calculated by:

$$I_{OA} = \frac{[(V_A - V_{OPUREF}) + V_{FLOFFS} - V_{COFFSA}] \times A_{LFC}}{14 \ k\Omega}$$

In case the laser is switched off, the term ( $V_A - V_{OPUREF}$ ) represents the electrical offset from the pick-up.

The procedure to cancel the offset is:

- 1. Activate the pick-up and switch off the laser.
- 2. Set LF<sub>OFFS</sub> to its maximum value.
- 3. Measure the output currents off all relevant servo outputs.
- If all outputs represent a signal >5 mV equivalent input voltage, decrease V<sub>LFOFFS</sub> then repeat step 3; if all outputs represent a signal <5 mV equivalent input voltage, go to step 5.
- 5. Measure each output and increase C<sub>OFFS</sub> until the output current is close enough to zero.

This procedure needs only to be done once, or after a longer time when temperature may have changed the pick-up offset.

The test pin OCENTRAL can be useful to follow this procedure. This pin can be programmed to output a copy of the signal OA to OD (see register 12).

#### 11.4.2 GAIN SETTING SERVO

The servo gain has to be chosen dependant on the reflectivity of the disc. So this needs to be done each time when a new disc is inserted in the mechanism. A trial and error procedure should find the optimal setting. Gain can be set in 3 dB steps.

#### 11.4.3 DC LEVEL IN RF PATH

Once the gains in the servo path have been set, the average DC level at the inputs can be calculated from the value of the servo output signals:

$$V_{I} = \frac{I_{Ox} \times 14 \text{ k}\Omega}{A_{LFC} - (V_{LFOFFS} + V_{COFFSx})}$$

Where  $I_{\text{Ox}}$  is the average value of the output currents at pins OA to OD.

This value is a good estimate to use initially to set the RF DC compensation,  $V_{\text{RFOFFS}}$ . The range and resolution of the RF<sub>OFFS</sub> DACs are scaled with the programmed gain of G<sub>1</sub>.

In cases where a DC coupling between TZA1038HW and the decoder is made, a fine tuning of the RF DC compensation can be done during play. The zero-crossing level of the data-eye pattern can be used to judge the correct DC compensation level.

#### 11.4.4 GAIN SETTING RF PATH

The choice of RF gain is determined by the modulation of the disc, therefore the modulation needs to be checked each time a new disc is inserted in the mechanism. A trial and error procedure should be sufficient to find the optimum setting. For optimum use of the dynamic range:

- Use G<sub>3</sub> for fine tuning and AGC, so initially this should be set in the range 0 to 6 dB to leave an additional gain of 6 dB free to use during disc defects
- Use  $G_1$  and  $G_2$  to set the gain, increase  $G_1$  first, when  $G_1$  has reached its maximum then  $G_2$  should be increased
- G<sub>2</sub> shows better noise performance in 12 and 24 dB settings than in 6 and 18 dB setting
- A similar procedure can be followed for RFSUM.

SOT545-2

# High speed advanced analog DVD signal processor and laser supply

## **TZA1038HW**

99-08-04

03-04-07

 $\bigcirc$ 

## 12 PACKAGE OUTLINE

## HTQFP48: plastic thermal enhanced thin quad flat package; 48 leads; body 7 x 7 x 1 mm; exposed die pad

\_ \_ у exposed die pad side Ιx Dh 25 36 A Ζ<sub>E</sub> 37 24 \_ 4 т Г е - -Ė H<sub>E</sub> Eh 4 (A<sub>3</sub>)  $A_2$ А A<sub>1</sub> ⊕ w M Т bp F -pin 1 index 48 0 13 detail X 112 Π 1 h → z<sub>D</sub> ⊕ w M -= v 🕅 A bp е В Г Н<sub>D</sub> = v 🕅 B 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) Α D<sub>h</sub> Eh н<sub>D</sub> UNIT D<sup>(1)</sup> E(1)  $^{\rm H}{\rm E}$ Z<sub>D</sub><sup>(1)</sup> Z<sub>E</sub><sup>(1)</sup> θ A<sub>1</sub> L  $A_3$ с Lp v A<sub>2</sub> bp е w у max 1.05 0.15 0.27 0.20 7.1 4.6 7.1 4.6 9.1 9.1 0.75 0.89 0.89 **7**° 1.2 0.2 0.08 0.08 mm 0.25 0.5 1 0.95 0.09 6.9 4.4 6.9 4.4 8.9 8.9 0.45 0.61 0° 0.05 0.17 0.61 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES EUROPEAN OUTLINE ISSUE DATE VERSION PROJECTION IEC JEDEC JEITA

SOT545-2

## TZA1038HW

## 13 SOLDERING

## 13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## 13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA and SSOP-T packages
  - for packages with a thickness  $\geq$  2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### 13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

## TZA1038HW

## 13.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW <sup>(2)</sup>	
BGA, LBGA, LFBGA, SQFP, SSOP-T <sup>(3)</sup> , TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(4)</sup>	suitable	
PLCC <sup>(5)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(5)(6)</sup>	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(7)</sup>	suitable	
PMFP <sup>(8)</sup>	not suitable	not suitable	

#### Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Hot bar or manual soldering is suitable for PMFP packages.

TZA1038HW

## 14 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## **15 DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 16 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/01/pp45

Date of release: 2003 Sep 03

Document order number: 9397 750 11645

SCA75

Let's make things better.





Philips Semiconductors