

LM1876 Overture[™] Audio Power Amplifier Series Dual 20W Audio Power Amplifier with Mute and Standby Modes

Check for Samples: LM1876

FEATURES

- **SPiKe Protection**
- **Minimal Amount of External Components** Necessarv
- **Quiet Fade-In/Out Mute Mode**
- Standby-Mode
- Isolated 15-Lead TO-220 Package (PFM)
- Non-Isolated 15-lead TO-220 Package
- Wide Supply Range 20V 64V

APPLICATIONS

- **High-End Stereo TVs**
- **Component Stereo**
- **Compact Stereo**

KEY SPECIFICATIONS

- THD+N at 1kHz at 2 x 15W continuous average output power into 4Ω or 8Ω : 0.1% (max)
- THD+N at 1kHz at continuous average output ٠ power of 2 x 20W into 8Ω : 0.009% (typ)
- Standby current: 4.2mA (typ)

Connection Diagram

V_{CC} B 15 Standby B 14 1.3 + In B 12 - In B ဖ Mute B 1 GND B M187 10 g Standby A 8 + In A 7 - In A 6 Mute A GND A V_{EE} Out A ٦ V_{CC} A Out B

Figure 1. Plastic Package- Top View Isolated Package (PFM) See Package Number NDB0015B **Non-Isolated Package** See Package Number NDL0015A

ÆÀ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Overture, SPiKe are trademarks of dcl_owner.

All other trademarks are the property of their respective owners.

DESCRIPTION

The LM1876 is a stereo audio amplifier capable of delivering typically 20W per channel of continuous average output power into a 4Ω or 8Ω load with less than 0.1% THD+N.

Each amplifier has an independent smooth transition fade-in/out mute and a power conserving standby mode which can be controlled by external logic.


The performance of the LM1876, utilizing its Self Peak Instantaneous Temperature (°Ke) (SPiKe[™]) protection circuitry, places it in a class above discrete and hybrid amplifiers by providing an inherently, dynamically protected Safe Operating Area (SOA). SPiKe protection means that these parts are safeguarded at the output against overvoltage, undervoltage, overloads, including thermal runaway and instantaneous temperature peaks.

TEXAS INSTRUMENTS

SNAS097C-MAY 1999-REVISED APRIL 2013

www.ti.com

Typical Application



Numbers in parentheses represent pinout for amplifier B.

*Optional component dependent upon specific design requirements.

Figure 2. Typical Audio Amplifier Application Circuit

SNAS097C - MAY 1999 - REVISED APRIL 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)(3)

Supply Voltage V _{CC} + V _{EE}	64V		
Supply Voltage V _{CC} + V _{EE}	64V		
Common Mode Input Voltage	$(V_{CC} \text{ or } V_{EE})$ and $ V_{CC} + V_{EE} \le 54V$		
Differential Input Voltage			54V
Output Current	Internally Limited		
Power Dissipation (4)	62.5W		
ESD Susceptability (5)	2000V		
Junction Temperature (6)			150°C
Thermal Resistance	Isolated NDB-Package	θ _{JC}	2°C/W
	1°C/W		
Soldering Information	260°C		
Storage Temperature	-40°C to +150°C		

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensure for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (2) All voltages are measured with respect to the GND pins (5, 10), unless otherwise specified.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) For operating at case temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of θ_{JC} = 2°C/W (junction to case) for the NDB package and θ_{JC} = 1°C/W for the NDL package. Refer to DETERMINING THE CORRECT HEAT SINK in Application Information.
- (5) Human body model, 100 pF discharged through a 1.5 k Ω resistor.
- (6) The operating junction temperature maximum is 150°C, however, the instantaneous Safe Operating Area temperature is 250°C.

Operating Ratings ⁽¹⁾⁽²⁾

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	$-20^{\circ}C ≤ T_A ≤ +85^{\circ}C$
Supply Voltage V _{CC} + V _{EE} ⁽³⁾		20V to 64V

(1) All voltages are measured with respect to the GND pins (5, 10), unless otherwise specified.

- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensure for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Operation is specified up to 64V, however, distortion may be introduced from SPiKe Protection Circuitry if proper thermal considerations are not taken into account. Refer to Application Information for a complete explanation.

SNAS097C-MAY 1999-REVISED APRIL 2013

Electrical Characteristics (1)(2)

The following specifications apply for $V_{CC} = +22V$, $V_{EE} = -22V$ with $R_L = 8\Omega$ unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	LN	Units	
			Typical ⁽³	Limit ⁽⁴⁾	(Limits)
V _{CC} +	Power Supply Voltage ⁽⁵⁾	GND − V _{EE} ≥ 9V		20	V (min)
V _{EE}				64	V (max)
Po ⁽⁶⁾	Output Power	THD + N = 0.1% (max),			
	(Continuous Average)	f = 1 kHz			
		$ V_{CC} = V_{EE} = 22V, R_L = 8\Omega$	20	15	W/ch (min)
		$ V_{CC} = V_{EE} = 20V, R_L = 4\Omega$ ⁽⁷⁾	22	15	W/ch (min)
THD + N	Total Harmonic Distortion	15 W/ch, $R_L = 8\Omega$	0.08		%
	Plus Noise	15 W/ch, $R_L = 4\Omega$, $ V_{CC} = V_{EE} = 20V$	0.1		%
		20 Hz \leq f \leq 20 kHz, A _V = 26 dB			
X _{talk}	Channel Separation	f = 1 kHz, V _O = 10.9 Vrms	80		dB
SR ⁽⁶⁾	Slew Rate	$V_{IN} = 1.414$ Vrms, $t_{rise} = 2$ ns	18	12	V/µs (min)
I _{total} (8)	Total Quiescent Power	Both Amplifiers $V_{CM} = 0V$,			
	Supply Current	$V_{O} = 0V, I_{O} = 0 mA$			
		Standby: Off	50	80	mA (max)
		Standby: On	4.2	6	mA (max)
V _{OS} ⁽⁸⁾	Input Offset Voltage	$V_{CM} = 0V, I_O = 0 \text{ mA}$	2.0	15	mV (max)
I _B	Input Bias Current	$V_{CM} = 0V, I_O = 0 mA$	0.2	0.5	μA (max)
l _{os}	Input Offset Current	$V_{CM} = 0V, I_O = 0 \text{ mA}$	0.002	0.2	μA (max)
lo	Output Current Limit	$ V_{CC} = V_{EE} = 10V, t_{ON} = 10 \text{ ms},$ $V_{O} = 0V$	3.5	2.9	Apk (min)
V _{OD} ⁽⁸⁾	Output Dropout Voltage ⁽⁹⁾	$ V_{CC} - V_{O} , V_{CC} = 20V, I_{O} = +100 \text{ mA}$	1.8	2.3	V (max)
		$ V_{O}-V_{EE} , V_{EE} = -20V, I_{O} = -100 \text{ mA}$	2.5	3.2	V (max)
PSRR ⁽⁸⁾	Power Supply Rejection Ratio	$V_{CC} = 25V$ to 10V, $V_{EE} = -25V$,	115	85	dB (min)
		$V_{CM} = 0V, I_O = 0 mA$			
		$V_{CC} = 25V, V_{EE} = -25V \text{ to } -10V$	110	85	dB (min)
		$V_{CM} = 0V, I_O = 0 mA$			
CMRR ⁽⁸⁾	Common Mode Rejection Ratio	$V_{CC} = 35V$ to 10V, $V_{EE} = -10V$ to -35V,	110	80	dB (min)
		$V_{CM} = 10V \text{ to } -10V, I_O = 0 \text{ mA}$			
A _{VOL} ⁽⁸⁾	Open Loop Voltage Gain	$R_L = 2 k\Omega, \Delta V_O = 20 V$	110	90	dB (min)
GBWP	Gain Bandwidth Product	$f_0 = 100 \text{ kHz}, V_{IN} = 50 \text{ mVrms}$	7.5	5	MHz (min)

(1) All voltages are measured with respect to the GND pins (5, 10), unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which specify performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensure for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are ensure that all parts are tested in production to meet the stated values.
- (5) V_{EE} must have at least -9V at its pin with reference to ground in order for the under-voltage protection circuitry to be disabled. In addition, the voltage differential between V_{CC} and V_{EE} must be greater than 14V.
- (6) AC Electrical Test; Refer to Test Circuit #2 (AC Electrical Test Circuit).
- (7) For a 4 Ω load, and with ±20V supplies, the LM1876 can deliver typically 22W of continuous average output power with less than 0.1% (THD + N). With supplies above ±20V, the LM1876 cannot deliver more than 22W into a 4 Ω due to current limiting of the output transistors. Thus, increasing the power supply above ±20V will only increase the internal power dissipation, not the possible output power. Increased power dissipation will require a larger heat sink as explained in Application Information.
- (8) DC Electrical Test; Refer to Test Circuit #1 (DC Electrical Test Circuit).
- (9) The output dropout voltage, V_{OD}, is the supply voltage minus the clipping voltage. Refer to Figure 16, Figure 17, and Figure 18 in Typical Performance Characteristics.



Electrical Characteristics ⁽¹⁾⁽²⁾ (continued)

The following specifications apply for V_{CC} = +22V, V_{EE} = -22V with R_L = 8 Ω unless otherwise specified. Limits apply for T_A = 25°C.


Symbol	Parameter	Conditions	LN	LM1876		
			Typical ⁽³	Typical ⁽³ Limit ⁽⁴⁾		
e _{IN} ⁽⁶⁾	Input Noise	IHF—A Weighting Filter	2.0	8	μV (max)	
		$R_{IN} = 600\Omega$ (Input Referred)				
SNR	Signal-to-Noise Ratio	P _O = 1W, A—Weighted,	98		dB	
		Measured at 1 kHz, $R_S = 25\Omega$				
		$P_0 = 15W, A$ —Weighted	108		dB	
		Measured at 1 kHz, $R_S = 25\Omega$				
A _M	Mute Attenuation	Pin 6,11 at 2.5V	115	80	dB (min)	
Standby Pin						
VIL	Standby Low Input Voltage	Not in Standby Mode		0.8	V (max)	
VIH	Standby High Input Voltage	In Standby Mode	2.0	2.5	V (min)	
Mute pin						
V _{IL}	Mute Low Input Voltage	Outputs Not Muted		0.8	V (max)	
VIH	Mute High Input Voltage	Outputs Muted	2.0	2.5	V (min)	

TEXAS INSTRUMENTS


www.ti.com

SNAS097C-MAY 1999-REVISED APRIL 2013











SNAS097C - MAY 1999-REVISED APRIL 2013

Bridged Amplifier Application Circuit





Figure 3. Bridged Amplifier Application Circuit

Single Supply Application Circuit



*Optional components dependent upon specific design requirements.

Figure 4. Single Supply Amplifier Application Circuit

TEXAS INSTRUMENTS

SNAS097C - MAY 1999 - REVISED APRIL 2013

Auxiliary Amplifier Application Circuit




Figure 5. Special Audio Amplifier Application Circuit

Equivalent Schematic

(excluding active protection circuitry)




Figure 6. LM1876 (per Amp)


www.ti.com



(excluding active protection circuitry) External Components Description


C	Components	Functional Description
1	R _B	Prevents currents from entering the amplifier's non-inverting input which may be passed through to the load upon power down of the system due to the low input impedance of the circuitry when the undervoltage circuitry is off. This phenomenon occurs when the supply voltages are below 1.5V.
2	R _i	Inverting input resistance to provide AC gain in conjunction with R _f .
3	R _f	Feedback resistance to provide AC gain in conjunction with R _i .
4	C _i ⁽¹⁾	Feedback capacitor which ensures unity gain at DC. Also creates a highpass filter with R_i at $f_c = 1/(2\pi R_i C_i)$.
5	C _S	Provides power supply filtering and bypassing. Refer to SUPPLY BYPASSING for proper placement and selection of bypass capacitors.
6	$R_V^{(1)}$	Acts as a volume control by setting the input voltage level.
7	R_{IN} ⁽¹⁾	Sets the amplifier's input terminals DC bias point when C_{IN} is present in the circuit. Also works with C_{IN} to create a highpass filter at $f_{C} = 1/(2\pi R_{IN}C_{IN})$. Refer to Figure 5.
8	C _{IN} ⁽¹⁾	Input capacitor which blocks the input signal's DC offsets from being passed onto the amplifier's inputs.
9	R _{SN} ⁽¹⁾	Works with C _{SN} to stabilize the output stage by creating a pole that reduces high frequency instabilities.
10	C_{SN} ⁽¹⁾	Works with R_{SN} to stabilize the output stage by creating a pole that reduces high frequency instabilities. The pole is set at $f_c = 1/(2\pi R_{SN}C_{SN})$. Refer to Figure 5.
11 12	L ⁽¹⁾ R ⁽¹⁾	Provides high impedance at high frequencies so that R may decouple a highly capacitive load and reduce the Q of the series resonant circuit. Also provides a low impedance at low frequencies to short out R and pass audio signals to the load. Refer to Figure 5.
13	R _A	Provides DC voltage biasing for the transistor Q1 in single supply operation.
14	C _A	Provides bias filtering for single supply operation.
15	R _{INP} ⁽¹⁾	Limits the voltage difference between the amplifier's inputs for single supply operation. Refer to CLICKS AND POPS for a more detailed explanation of the function of R _{INP} .
16	R _{BI}	Provides input bias current for single supply operation. Refer to CLICKS AND POPS for a more detailed explanation of the function of R _{BI} .
17	R _E	Establishes a fixed DC current for the transistor Q1 in single supply operation. This resistor stabilizes the half- supply point along with C_A .

(1) Optional components dependent upon specific design requirements.




THD + N vs Frequency 10 $P_0 = 15W/8\Omega$ $V_{CC} = \pm 22V$, No Filters 1 THD+N (%) 0.1 0.010 0.001 10 100 1k 10k 100k FREQUENCY (HZ) Figure 8.

THD + N vs Output Power



THD + N vs



www.ti.com

INSTRUMENTS

Texas

0.001

10m

0.1

1

OUTPUT POWER (W)

Figure 11.

10

50




10

20

25


30

50





Texas **NSTRUMENTS**


SNAS097C-MAY 1999-REVISED APRIL 2013















Pulse Response $V_{\rm S} = \pm 30^{\circ}$ $R_{\rm L} = 8\Omega$ $= \pm 30V$ f = 20 kHz 10V 5μ


OUTPUT (V)

PSRR (dB)

TIME (μs) Figure 25.




FREQUENCY (Hz) Figure 27.





SNAS097C-MAY 1999-REVISED APRIL 2013




SPiKe Protection Response '10V 2 ms







Pulse Thermal Resistance t_W = 100 ms T_J = 250°C T_C = 75°C $T_{C} = 125^{\circ}C$ $T_{C} = 25^{\circ}C$ 20 30 40 50 60 COLLECTOR-EMITTER (V) Figure 33.







SNAS097C-MAY 1999-REVISED APRIL 2013





APPLICATION INFORMATION

MUTE MODE

By placing a logic-high voltage on the mute pins, the signal going into the amplifiers will be muted. If the mute pins are left floating or connected to a logic-low voltage, the amplifiers will be in a non-muted state. There are two mute pins, one for each amplifier, so that one channel can be muted without muting the other if the application requires such a configuration. Refer to Typical Performance Characteristics for Figure 22 and Figure 23.

STANDBY MODE

The standby mode of the LM1876 allows the user to drastically reduce power consumption when the amplifiers are idle. By placing a logic-high voltage on the standby pins, the amplifiers will go into Standby Mode. In this mode, the current drawn from the V_{CC} supply is typically less than 10 µA total for both amplifiers. The current drawn from the V_{EE} supply is typically 4.2 mA. Clearly, there is a significant reduction in idle power consumption when using the standby mode. There are two Standby pins, so that one channel can be put in standby mode without putting the other amplifier in standby if the application requires such flexibility. Refer to Typical Performance Characteristics for Figure 39 and Figure 40.

UNDER-VOLTAGE PROTECTION

Upon system power-up, the under-voltage protection circuitry allows the power supplies and their corresponding capacitors to come up close to their full values before turning on the LM1876 such that no DC output spikes occur. Upon turn-off, the output of the LM1876 is brought to ground before the power supplies such that no transients occur at power-down.

OVER-VOLTAGE PROTECTION

The LM1876 contains over-voltage protection circuitry that limits the output current to approximately 3.5 Apk while also providing voltage clamping, though not through internal clamping diodes. The clamping effect is quite the same, however, the output transistors are designed to work alternately by sinking large current spikes.

SPiKe PROTECTION

The LM1876 is protected from instantaneous peak-temperature stressing of the power transistor array. The Figure 30 in Typical Performance Characteristics shows the area of device operation where SPiKe Protection Circuitry is not enabled. The waveform to the right of the SOA graph exemplifies how the dynamic protection will cause waveform distortion when enabled.

THERMAL PROTECTION

The LM1876 has a sophisticated thermal protection scheme to prevent long-term thermal stress of the device. When the temperature on the die reaches 165°C, the LM1876 shuts down. It starts operating again when the die temperature drops to about 155°C, but if the temperature again begins to rise, shutdown will occur again at 165°C. Therefore, the device is allowed to heat up to a relatively high temperature if the fault condition is temporary, but a sustained fault will cause the device to cycle in a Schmitt Trigger fashion between the thermal shutdown temperature limits of 165°C and 155°C. This greatly reduces the stress imposed on the IC by thermal cycling, which in turn improves its reliability under sustained fault conditions.

Since the die temperature is directly dependent upon the heat sink used, the heat sink should be chosen such that thermal shutdown will not be reached during normal operation. Using the best heat sink possible within the cost and space constraints of the system will improve the long-term reliability of any power semiconductor device, as discussed in DETERMINING THE CORRECT HEAT SINK.

DETERMINING MAXIMUM POWER DISSIPATION

Power dissipation within the integrated circuit package is a very important parameter requiring a thorough understanding if optimum power output is to be obtained. An incorrect maximum power dissipation calculation may result in inadequate heat sinking causing thermal shutdown and thus limiting the output power.

SNAS097C-MAY 1999-REVISED APRIL 2013

Equation 1 exemplifies the theoretical maximum power dissipation point of each amplifier where V_{CC} is the total supply voltage.

$$\mathsf{P}_{\mathsf{DMAX}} = \mathsf{V}_{\mathsf{CC}} 2/2\pi^2 \mathsf{R}_{\mathsf{L}}$$

Thus by knowing the total supply voltage and rated output load, the maximum power dissipation point can be calculated. The package dissipation is twice the number which results from Equation 1 since there are two amplifiers in each LM1876. Refer to Figure 21 and Figure 20 in Typical Performance Characteristics which show the actual full range of power dissipation not just the maximum theoretical point that results from Equation 1.

DETERMINING THE CORRECT HEAT SINK

The choice of a heat sink for a high-power audio amplifier is made entirely to keep the die temperature at a level such that the thermal protection circuitry does not operate under normal circumstances.

The thermal resistance from the die (junction) to the outside air (ambient) is a combination of three thermal resistances, θ_{JC} , θ_{CS} , and θ_{SA} . In addition, the thermal resistance, θ_{JC} (junction to case), of the LM1876TF is 2°C/W and the LM1876T is 1°C/W. Using Thermalloy Thermacote thermal compound, the thermal resistance, θ_{CS} (case to sink), is about 0.2°C/W. Since convection heat flow (power dissipation) is analogous to current flow, thermal resistance is analogous to electrical resistance, and temperature drops are analogous to voltage drops, the power dissipation out of the LM1876 is equal to the following:

$$\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMB}}) / \theta_{\mathsf{JA}}$$

where

- T_{JMAX} = 150°C
- T_{AMB} is the system ambient temperature

•
$$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$

Once the maximum package power dissipation has been calculated using Equation 1, the maximum thermal resistance, θ_{SA} , (heat sink to ambient) in °C/W for a heat sink can be calculated. This calculation is made using Equation 3 which is derived by solving for θ_{SA} in Equation 2.

 $\theta_{SA} = [(T_{JMAX} - T_{AMB}) - P_{DMAX}(\theta_{JC} + \theta_{CS})]/P_{DMAX}$

Again it must be noted that the value of θ_{SA} is dependent upon the system designer's amplifier requirements. If the ambient temperature that the audio amplifier is to be working under is higher than 25°C, then the thermal resistance for the heat sink, given all other things are equal, will need to be smaller.

SUPPLY BYPASSING

The LM1876 has excellent power supply rejection and does not require a regulated supply. However, to improve system performance as well as eliminate possible oscillations, the LM1876 should have its supply leads bypassed with low-inductance capacitors having short leads that are located close to the package terminals. Inadequate power supply bypassing will manifest itself by a low frequency oscillation known as "motorboating" or by high frequency instabilities. These instabilities can be eliminated through multiple bypassing utilizing a large tantalum or electrolytic capacitor (10 μ F or larger) which is used to absorb low frequency variations and a small ceramic capacitor (0.1 μ F) to prevent any high frequency feedback through the power supply lines.

If adequate bypassing is not provided, the current in the supply leads which is a rectified component of the load current may be fed back into internal circuitry. This signal causes distortion at high frequencies requiring that the supplies be bypassed at the package terminals with an electrolytic capacitor of 470 μ F or more.

BRIDGED AMPLIFIER APPLICATION

The LM1876 has two operational amplifiers internally, allowing for a few different amplifier configurations. One of these configurations is referred to as "bridged mode" and involves driving the load differentially through the LM1876's outputs. This configuration is shown in Figure 3. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of its load is connected to ground.

A bridge amplifier design has a distinct advantage over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Consequently, theoretically four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped.

(1)

(2)

(3)



A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. For each operational amplifier in a bridge configuration, the internal power dissipation will increase by a factor of two over the single ended dissipation. Thus, for an audio power amplifier such as the LM1876, which has two operational amplifiers in one package, the package dissipation will increase by a factor of four. To calculate the LM1876's maximum power dissipation point for a bridged load, multiply Equation 1 by a factor of four.

This value of P_{DMAX} can be used to calculate the correct size heat sink for a bridged amplifier application. Since the internal dissipation for a given power supply and load is increased by using bridged-mode, the heatsink's θ_{SA} will have to decrease accordingly as shown by Equation 3. Refer to DETERMINING THE CORRECT HEAT SINK for a more detailed discussion of proper heat sinking for a given application.

SINGLE-SUPPLY AMPLIFIER APPLICATION

The typical application of the LM1876 is a split supply amplifier. But as shown in Figure 4, the LM1876 can also be used in a single power supply configuration. This involves using some external components to create a half-supply bias which is used as the reference for the inputs and outputs. Thus, the signal will swing around half-supply much like it swings around ground in a split-supply application. Along with proper circuit biasing, a few other considerations must be accounted for to take advantage of all of the LM1876 functions.

The LM1876 possesses a mute and standby function with internal logic gates that are half-supply referenced. Thus, to enable either the Mute or Standby function, the voltage at these pins must be a minimum of 2.5V above half-supply. In single-supply systems, devices such as microprocessors and simple logic circuits used to control the mute and standby functions, are usually referenced to ground, not half-supply. Thus, to use these devices to control the logic circuitry of the LM1876, a "level shifter," like the one shown in Figure 45, must be employed. A level shifter is not needed in a split-supply configuration since ground is also half-supply.




Figure 45. Level Shift Circuit

When the voltage at the Logic Input node is 0V, the 2N3904 is "off" and thus resistor R_c pulls up mute or standby input to the supply. This enables the mute or standby function. When the Logic Input is 5V, the 2N3904 is "on" and consequently, the voltage at the collector is essentially 0V. This will disable the mute or standby function, and thus the amplifier will be in its normal mode of operation. R_{shift} , along with C_{shift} , creates an RC time constant that reduces transients when the mute or standby functions are enabled or disabled. Additionally, R_{shift} limits the current supplied by the internal logic gates of the LM1876 which insures device reliability. Refer to MUTE MODE and STANDBY MODE in Application Information for a more detailed description of these functions.

CLICKS AND POPS

In the typical application of the LM1876 as a split-supply audio power amplifier, the IC exhibits excellent "click" and "pop" performance when utilizing the mute and standby modes. In addition, the device employs Under-Voltage Protection, which eliminates unwanted power-up and power-down transients. The basis for these functions are a stable and constant half-supply potential. In a split-supply application, ground is the stable half-supply potential. But in a single-supply application, the half-supply needs to charge up just like the supply rail, V_{CC} . This makes the task of attaining a clickless and popless turn-on more challenging. Any uneven charging of the amplifier inputs will result in output clicks and pops due to the differential input topology of the LM1876.

(6)

(7)

(8)

(9)

To achieve a transient free power-up and power-down, the voltage seen at the input terminals should be ideally the same. Such a signal will be common-mode in nature, and will be rejected by the LM1876. In Figure 4, the resistor R_{INP} serves to keep the inputs at the same potential by limiting the voltage difference possible between the two nodes. This should significantly reduce any type of turn-on pop, due to an uneven charging of the amplifier inputs. This charging is based on a specific application loading and thus, the system designer may need to adjust these values for optimal performance.

As shown in Figure 4, the resistors labeled R_{BI} help bias up the LM1876 off the half-supply node at the emitter of the 2N3904. But due to the input and output coupling capacitors in the circuit, along with the negative feedback, there are two different values of R_{BI} , namely 10 k Ω and 200 k Ω . These resistors bring up the inputs at the same rate resulting in a popless turn-on. Adjusting these resistors values slightly may reduce pops resulting from power supplies that ramp extremely quick or exhibit overshoot during system turn-on.

AUDIO POWER AMPLIFIER DESIGN

Design a 15W/8Ω Audio Amplifier

SNAS097C-MAY 1999-REVISED APRIL 2013

Given:

Power Output	15 Wrms
Load Impedance	8Ω
Input Level	1 Vrms(max)
Input Impedance	47 kΩ
Bandwidth	20 Hz-20 kHz ±0.25 dB

A designer must first determine the power supply requirements in terms of both voltage and current needed to obtain the specified output power. V_{OPEAK} can be determined from Equation 4 and I_{OPEAK} from Equation 5.

$$V_{OPEAK} = \sqrt{(2R_LP_O)}$$
(4)
$$I_{OPEAK} = \sqrt{(2P_O)/R_L}$$
(5)

To determine the maximum supply voltage the following conditions must be considered. Add the dropout voltage to the peak output swing V_{OPEAK} , to get the supply rail at a current of I_{OPEAK} . The regulation of the supply determines the unloaded voltage which is usually about 15% higher. The supply voltage will also rise 10% during high line conditions. Therefore the maximum supply voltage is obtained from the following equation.

Max supplies $\approx \pm (V_{OPEAK} + V_{OD}) (1 + regulation) (1.1)$

For 15W of output power into an 8 Ω load, the required V_{OPEAK} is 15.49V. A minimum supply rail of 20.5V results from adding V_{OPEAK} and V_{OD}. With regulation, the maximum supplies are ±26V and the required I_{OPEAK} is 1.94A from Equation 5. It should be noted that for a dual 15W amplifier into an 8 Ω load the I_{OPEAK} drawn from the supplies is twice 1.94 Apk or 3.88 Apk. At this point it is a good idea to check the Power Output vs Supply Voltage to ensure that the required output power is obtainable from the device while maintaining low THD+N. In addition, the designer should verify that with the required power supply voltage and load impedance, that the required heatsink value θ_{SA} is feasible given system cost and size constraints. Once the heatsink issues have been addressed, the required gain can be determined from Equation 7.

$$A_V \ge \sqrt{(P_O R_L)} / (V_{IN}) = V_{ORMS} / V_{INRMS}$$

From Equation 7, the minimum A_V is: $A_V \ge 11$.

By selecting a gain of 21, and with a feedback resistor, $R_f = 20 k\Omega$, the value of R_i follows from Equation 8.

$$R_i = R_f (A_V - 1)$$

Thus with $R_i = 1 \ k\Omega$ a non-inverting gain of 21 will result. Since the desired input impedance was 47 k Ω , a value of 47 k Ω was selected for R_{IN} . The final design step is to address the bandwidth requirements which must be stated as a pair of -3 dB frequency points. Five times away from a -3 dB point is 0.17 dB down from passband response which is better than the required ±0.25 dB specified. This fact results in a low and high frequency pole of 4 Hz and 100 kHz respectively. As stated in External Components Description, R_i in conjunction with C_i create a high-pass filter.

$$C_i \ge 1/(2\pi * 1 k\Omega * 4 Hz) = 39.8 \mu F;$$
 use 39 μF .



The high frequency pole is determined by the product of the desired high frequency pole, f_H , and the gain, A_V . With a $A_V = 21$ and $f_H = 100$ kHz, the resulting GBWP is 2.1 MHz, which is less than the minimum GBWP of the LM1876 of 5 MHz. This will ensure that the high frequency response of the amplifier will be no worse than 0.17 dB down at 20 kHz which is well within the bandwidth requirements of the design. SNAS097C-MAY 1999-REVISED APRIL 2013

22 Submit Documentation Feedback

REVISION HISTORY

Cł	Changes from Revision B (April 2013) to Revision C						
•	Changed layout of National Data Sheet to TI format	. 21					

on B (April 2012) to Povision C	Page
on B (April 2013) to Revision C	Page



www.ti.com



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM1876TF/NOPB	ACTIVE	TO-220	NDB	15	20	Pb-Free (RoHS Exempt)	SN	Level-1-NA-UNLIM	-20 to 85	LM1876TF	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NDB0015B





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated