General Description

The MAX6365–MAX6368 supervisory circuits simplify power-supply monitoring, battery-backup control functions, and memory write protection in microprocessor (µP) systems. The circuits significantly improve the size, accuracy, and reliability of modern systems with an ultrasmall integrated solution.

These devices perform four basic system functions:

- 1) Provide a µP reset output during VCC supply powerup, power-down, and brownout conditions.
- 2) Internally control V_{CC} to backup-battery switching to maintain data or low-power operation for CMOS RAM, CMOS µPs, real-time clocks, and other digital logic when the main supply fails.
- 3) Provide memory write protection through internal chip-enable gating during supply or processor faults.
- 4) Include one of the following options: a manual reset input (MAX6365), a watchdog timer function (MAX6366), a battery-on output (MAX6367), or an auxiliary user-adjustable reset input (MAX6368).

The MAX6365-MAX6368 operate from V_{CC} supply voltages as low as 1.2V. The factory preset reset threshold voltages range from 2.32V to 4.63V (see the Ordering Information). In addition, each part is offered in three reset output versions: push-pull active low, open-drain active low, or open-drain active high (see the Selector Guide). The MAX6365-MAX6368 are available in miniature 8-pin SOT23 packages.

Applications

Critical µP/µC Power	Portable/Battery-
Monitoring	Powered Equipment
Fax Machines	Set-Top Boxes
Industrial Control	POS Equipment
Computers/Controllers	

TOP VIEW 8 CE OUT RESET, RESET MAXIM CE IN 2 7 BATT MAX6365 GND 3 6 | OUT MR 5 V_{CC} SOT23 Pin Configurations continued at end of data sheet.

M/XI/M

Pin Configurations

MXXM

Features

- Low +1.2V Operating Supply Voltage (VCC or VBATT)
- Precision Monitoring of +5.0V, +3.3V, +3.0V, and +2.5V Power-Supply Voltages
- On-Board Gating of Chip-Enable Signals, 1.5ns Propagation Delay
- Debounced Manual Reset Input (MAX6365)
- Watchdog Timer, 1.6s Timeout (MAX6366)
- Battery-On Output Indicator (MAX6367)
- Auxiliary User-Adjustable RESET IN (MAX6368)
- Low 10µA Quiescent Supply Current
- Three Available Output Structures Push-Pull RESET **Open-Drain RESET Open-Drain RESET**
- ◆ RESET/RESET Valid Down to 1.2V Guaranteed (VCC or VBATT)
- Power-Supply Transient Immunity
- 150ms min Reset Timeout Period
- Miniature 8-Pin SOT23 Package

Ordering Information

TEMP RANGE	PIN- PACKAGE
-40°C to +85°C	8 SOT23-8
	-40°C to +85°C -40°C to +85°C

*These parts offer a choice of reset threshold voltages. From the Reset Threshold Ranges table, insert the desired threshold voltage code in the blank to complete the part number. SOT parts come in tape-and-reel only and must be ordered in 2500-piece increments. See Device Marking Codes for a complete parts list, including SOT top marks and standard threshold versions. See Selector Guide for a listing of device features.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

Typical Operating Circuit appears at end of data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Terminal Voltages (with respect to GND)

Terrinda Voltages (With respect to GIVD)	
V _{CC} , BATT, OUT	0.3V to +6V
RESET (open drain), RESET (open drain)0.3V to +6V
BATT ON, RESET (push-pull), RESET IN	,
WDI, CE IN, CE OUT	0.3V to (V _{OUT} + 0.3V)
<u>MR</u>	0.3V to (V _{CC} + 0.3V)
Input Current	
V _{CC} Peak	1A
V _{CC} Continuous	250mA
BATT Peak	250mA
BATT Continuous	40mA

GND75mA
Output Current
OUTShort-Circuit Protected for up to 10s
RESET, RESET, BATT ON, CE OUT
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
8-Pin SOT23 (derate 8.75mW/°C above +70°C)700mW
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.4V to +5.5V, V_{BATT} = +3.0V, \overline{CE} IN = V_{CC}, reset not asserted, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	ТҮР	MAX	UNITS	
Operating Voltage Range (Note 2)	V _{CC} , V _{BATT}	No load	No load			5.5	V	
			$V_{CC} = 2.8V$		10	30		
Supply Current (Excluding I _{OUT})	Icc	No load, V _{CC} > V _{TH}	V _{CC} = 3.6V		12	35	μA	
			$V_{CC} = 5.5V$		15	50		
Supply Current in Battery-	ID A OK	$V_{BATT} = 2.8V,$	$T_A = +25^{\circ}C$			1	μA	
Backup Mode (Excluding I_{OUT})	IBACK	$V_{CC} = 0$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			3	μΑ	
BATT Standby Current		$5.5V > V_{CC} > (V_{BATT})$	$T_A = +25^{\circ}C$	-0.10		+0.02	μA	
BATT Standby Current	IBATT	+ 0.2V)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-1.00		+0.02	μΑ	
		V _{CC} = 4.75V, I _{OUT} = 150mA				3.1		
V _{CC} to OUT On-Resistance	R _{ON}	$V_{CC} = 3.15V, I_{OUT} = 65mA$				3.7	Ω	
		$V_{CC} = 2.38V, I_{OUT} = 25mA$				4.6		
		$V_{BATT} = 4.5V$, $I_{OUT} = 20mA$		V _{BATT} - 0.2				
Output Voltage in Battery- Backup Mode	Vout	$V_{BATT} = 3.0V, I_{OUT} = 10mA$		V _{BATT} - 0.15			V	
		$V_{BATT} = 2.25V, I_{OUT} = 5mA$		V _{BATT} - 0.15				
Battery-Switchover Threshold	Vou	V _{CC} < V _{TH}	Power-up		20		m)/	
(V _{CC} - V _{BATT})	V _{SW}	VCC < VIH	Power-down		-20		mV	
		MAX636KA46		4.50	4.63	4.75		
		MAX636KA44		4.25	4.38	4.50		
Reset Threshold		MAX636KA31		3.00	3.08	3.15		
	V _{TH}	MAX636KA29		2.85	2.93	3.00	V	
		MAX636KA26		2.55	2.63	2.70		
		MAX636KA23		2.25	2.32	2.38		
V _{CC} Falling Reset Delay	tRD	V _{CC} falling at 10V/ms			20		μs	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2.4V \text{ to } +5.5V, V_{BATT} = +3.0V, \overline{CE} \text{ IN} = V_{CC}, \text{ reset not asserted}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.$ Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

$ \begin{array}{ c c c c c } \hline \mbox{Reset Active Timeoul Period} & Itsp \\ \hline \mbox{Reset Active Timeoul Period} & Itsp \\ \hline \mbox{Reset Dutput Voltage} & V_{OL} & Reset asserted, \\ \hline \mbox{Vor} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & 0.4 \\ \hline \mbox{Voc} \geq 1.2V & V_{OC} & V_{OC} \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & 0.4 \\ \hline \mbox{Voc} \geq 1.2V & V_{OC} & V_{OC} \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & V_{OC} \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & V_{OC} \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & V_{OC} \\ \hline \mbox{Vor} & V_{OC} \geq 1.2V & V_{OC} \\ \hline \mbox{Vor} & V_{OL} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & V_{OH} & Reset not asserted, \\ \hline \mbox{Vor} & Reset Not asserted, \\ \hline \mbox{Vor}$	PARAMETER	SYMBOL	CON	IDITIONS	MIN	ТҮР	MAX	UNITS	
RESET Output Voitage Vol. Reset asserted, VBATT = 0 VCC $\geq 2.1V$ U.S.3 RESET Output Voitage Vol. Reset not asserted (MAX636_L only) Isource = 500µA, VCC $\geq VTH(MAX)$ 0.8 × VCC $\geq VTH(MAX)$ 0.8 × VCC $\geq VTH(MAX)$ RESET Output Voitage Vol. Reset not asserted (MAX636_H only) Isource = 100µA, VCC $\geq VTH(MAX)$ 0.7 × VCC $\geq VTH(MAX)$ 0.3 RESET Output Voitage Vol. Reset not asserted (MAX636_H only) Isource = 200µA, VCC $\geq 1.2V$ 0.7 × VCC $\geq VTH(MAX)$ 0.3 × VCC $\geq VTH(MAX)$ RESET Output Laskage Current ILKG MAX636_P and MAX636_H only 0.7 × VCC $\geq 1.2V$ VI RESET Output Laskage Current ILKG MAX636_P and MAX636_H only 0.8 × VCC $\geq 1.2V$ VCC RESET Output Laskage Current ILKG MAX636_P and MAX636_H only 0.8 × VCC $\geq 1.2V$ VCC RESET Output Laskage Current VIL MAX636_P and MAX636_H only 0.7 × VCC $\geq 1.2V$ VCC RESET Output Laskage Current VIL VIL 0.7 × VCC $\geq 1.2V$ VCC Pullup Resistance VIL VCC $\geq 3.3V$ 100 100 MIn Inmun Pulse Width </th <th>Reset Active Timeout Period</th> <th>t_{RP}</th> <th></th> <th></th> <th>150</th> <th></th> <th>280</th> <th>ms</th>	Reset Active Timeout Period	t _{RP}			150		280	ms	
$ \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Vo	Reset asserted,				0.3	3	
	RESET Output Voltage	VOL	V _{BATT} = 0				0.4	V	
RESET Output VoltageVolNester Not asserted, VGATT = 0 (MAX 636_H only) (Note 3)ISOURCE = 1mA, VCC $\geq 1.8V$ 0.7 × VCCVCCRESET Output Leakage CurrentILKGMAX636_H only) (Note 3)ISOURCE = 200µA, VCC $\geq 1.2V$ 0.8 × VCCVCCRESET Output Leakage CurrentILKGMAX636_P and MAX636_H only0.8 × VCC $\geq 1.2V$ VCCMANUAL RESET (MAX6365 only)VILMAX636_P and MAX636_H only1MR Input VoltageVILVIL0.7 × VCCVCCVIHVIL0.7 × VCCVCCPullup ResistanceVIH0.7 × VCCVCCMR to Reset DelayVCC = 3.3V1001VATCHDOG (MAX6366 only)VCC = 3.3V1001WATCHDOG (MAX6366 only)VCC = 3.3V1001WATCHDOG (MAX6366 only)VCC = 3.3V1001WATCHDOG (MAX6366 only)VCC = 3.3V1001WDI Input VoltageVIL111WDI Input VoltageVIL1.001.652.25WDI Input VoltageVIL0.7 × VCCVCCVCCWDI Input VoltageVIL1.001.001.00BATT ON (MAX6367 only)VILISINK = 3.2mA, VBATT = 2.1V0.4Output VoltageVOLISINK current, VCC = SV60VIL		V _{OH}							
$\begin{array}{c c c c c c c } \begin{tabular}{ c c c c } \hline V_{OH} & V_{OH} & $V_{CATT} = 0$$$ (MAX636_H only)$$$ (Note 3)$ & $V_{CC} \ge 1.8V$ & $V_{CC}$$$ $V_{CC}$$ & $V_{CC}$$ \\ \hline $I_{SOURCE} = 200\muA,$$$ $V_{CC}$$ & $V_{CC}$$ & $V_{CC}$$ \\ \hline $V_{CC} \ge 1.2V$ & $V_{CC}$$ & $V_{$		V _{OL}	Reset not asserted				0.3		
	RESET Output Voltage	Vou	V _{BATT} = 0					V	
MANUAL RESET (MAX6365 only) MR Input Voltage VIL $0.3 \times V_{CC}$ VIH $0.7 \times V_{CC}$ Pullup Resistance 20 Minimum Pulse Width 1 Glitch Immunity V _{CC} = 3.3V MR to Reset Delay V _{CC} = 3.3V WATCHDOG (MAX6366 only) Watchdog Timeout Period twp Minimum WDI Input Pulse Width 100 VIL 100 WDI Input Voltage VIL VIH 0.7 × V _{CC} WDI Input Voltage VIL VIH 0.7 × V _{CC} WDI Input Voltage VIL VIH 0.7 × V _{CC} WDI Input Voltage VIL VIH 0.7 × V _{CC} WDI Input Current -1.0 Dutput Voltage VOL ISINK = 3.2mA, VBATT = 2.1V 0.4 Sink current, V _{CC} = 5V 60		VOH						1	
$\begin{tabular}{ c c c c } \hline W_{IL} & & & & & & & & & & & & & & & & & & &$	RESET Output Leakage Current	ILKG	MAX636_P and MAX6			1	μA		
$\begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \end{tabular} & V_{IL} & V_{CC} & V_{C	MANUAL RESET (MAX6365 only	()	1					1	
VIH $0.7 \times V_{CC}$ Pullup Resistance20Minimum Pulse Width1Glitch ImmunityV _{CC} = 3.3VGlitch ImmunityV _{CC} = 3.3VMATCHDOG (MAX6366 only)WATCHDOG (MAX6366 only)Watchdog Timeout PeriodtwDMainimum WDI Input Pulse WidthtwDVIL1.00VIL0.3 × V_{CC}VIHVILVIH0.7 × V_{CC}WDI Input VoltageVIHVIH0.7 × V_{CC}VIH0.7 × V_{CC}VDI Input Current0.1.0Dutput VoltageVOLISINK = 3.2mA, VBATT = 2.1V0.4Output VoltageVOLISINK current, VCC = 5V60	MR Input Voltage	VIL					v		
Minimum Pulse Width1Glitch Immunity $V_{CC} = 3.3V$ 100 MR to Reset Delay $V_{CC} = 3.3V$ 120 WATCHDOG (MAX6366 only)Watchdog Timeout Period t_{WD} 1.00 1.65 2.25 Minimum WDI Input Pulse Width t_{WD} 100 $0.3 \times V_{CC}$ WDI Input Voltage V_{IL} $0.7 \times V_{CC}$ $0.7 \times V_{CC}$ WDI Input Current $I.0$ 1.0 1.0 BATT ON (MAX6367 only)Output Voltage V_{OL} $I_{SINK} = 3.2mA, V_{BATT} = 2.1V$ 0.4		VIH			-			v	
Glitch Immunity $V_{CC} = 3.3V$ 100MR to Reset Delay $V_{CC} = 3.3V$ 120WATCHDOG (MAX6366 only) $V_{CC} = 3.3V$ 120Watchdog Timeout Period t_{WD} 1.001.652.25Minimum WDI Input Pulse Width t_{WDI} 1001.652.25Minimum VDI Input Pulse Width t_{WDI} 1001.652.25Munimum WDI Input Pulse Width t_{WDI} $0.7 \times V_{CC}$ V_{CC} WDI Input Voltage V_{IL} $0.7 \times V_{CC}$ V_{CC} WDI Input Current $0.7 \times V_{CC}$ 0.10 1.0 BATT ON (MAX6367 only) V_{OL} $I_{SINK} = 3.2mA, V_{BATT} = 2.1V$ 0.4 Output Short-Circuit Current V_{OL} $I_{SINK} = 3.2mA, V_{BATT} = 2.1V$ 0.4	Pullup Resistance				20			kΩ	
\overline{MR} to Reset Delay $V_{CC} = 3.3V$ 120WATCHDOG (MAX6366 only)Watchdog Timeout Period t_{WD} 1.001.652.25Minimum WDI Input Pulse Width t_{WDI} 1000.3 × V_{IL} V_{IL} $0.3 \times$ V_{CC} V_{CC} $WDI Input Voltage$ V_{IH} $0.7 \times$ V_{CC} $WDI Input Current-1.01.01.0BATT ON (MAX6367 only)V_{OL}I_{SINK} = 3.2mA, V_{BATT} = 2.1V0.4Output Short-Circuit CurrentSink current, V_{CC} = 5V600.4$	Minimum Pulse Width				1			μs	
WATCHDOG (MAX6366 only)Watchdog Timeout Period t_{WD} 1.001.652.25Minimum WDI Input Pulse Width t_{WDI} 1001000.3 × $WDI Input Voltage$ V_{IL} V_{IL} $0.3 \times V_{CC}$ V_{IH} V_{IH} $0.7 \times V_{CC}$ V_{CC} WDI Input Current-1.01.0BATT ON (MAX6367 only) $0.1 \times V_{CC}$ 0.4Output Voltage V_{OL} $I_{SINK} = 3.2mA, V_{BATT} = 2.1V$ 0.4	Glitch Immunity		$V_{CC} = 3.3V$			100		ns	
Watchdog Timeout Periodtwp1.001.652.25Minimum WDI Input Pulse Widthtwp100100 100 $0.3 \times V_{CC}$ WDI Input VoltageVIL V_{IL} $0.7 \times V_{CC}$ V_{CC} WDI Input Current1.01.0BATT ON (MAX6367 only)VolISINK = 3.2mA, VBATT = 2.1V0.4Output Short-Circuit CurrentSink current, VCC = 5V600.4	MR to Reset Delay		$V_{CC} = 3.3V$			120		ns	
Minimum WDI Input Pulse Width two 100 Minimum WDI Input Pulse Width two 100 0.3 × WDI Input Voltage V_{IL} $0.7 \times V_{CC}$ V_{CC} WDI Input Current Image: Constraint of the second secon	· · · · · · · · · · · · · · · · · · ·	1	1		-				
WDI Input Voltage V_{IL} $0.3 \times V_{CC}$ VIH $0.7 \times V_{CC}$ WDI Input Current $0.7 \times V_{CC}$ WDI Input Current -1.0 BATT ON (MAX6367 only) Output Voltage Vol ISINK = 3.2mA, VBATT = 2.1V 0.4 Sink current, Voc = 5V 60		t _{WD}			1.00	1.65	2.25	S	
WDI Input VoltageVILVCC V_{IH} $0.7 \times V_{CC}$ WDI Input Current-1.0BATT ON (MAX6367 only)-1.0Output VoltageVOLISINK = 3.2mA, VBATT = 2.1V0.4Output Short-Circuit Current-1.0	Minimum WDI Input Pulse Width	twdi	1		100			ns	
VIH 0.7 × VCC WDI Input Current -1.0 1.0 BATT ON (MAX6367 only) -1.0 1.0 Output Voltage VOL ISINK = 3.2mA, VBATT = 2.1V 0.4 Sink current, VCC = 5V 60 60	WDL Input Voltage	VIL						v	
BATT ON (MAX6367 only) Output Voltage Vol ISINK = 3.2mA, VBATT = 2.1V 0.4 Output Short-Circuit Current Sink current, VCC = 5V 60	WDI Input Voltage	VIH						V	
Output Voltage V _{OL} I _{SINK} = 3.2mA, V _{BATT} = 2.1V 0.4 Output Short-Circuit Current Sink current, V _{CC} = 5V 60	WDI Input Current				-1.0		1.0	μA	
Output Short-Circuit Current Sink current, V _{CC} = 5V 60	BATT ON (MAX6367 only)								
Output Short-Circuit Current	Output Voltage	VOL	I _{SINK} = 3.2mA, V _{BATT}	r = 2.1V			0.4	V	
Source current, $V_{BATT} \ge 2V$ 10 30 100	Output Chart Circuit Output		Sink current, V _{CC} = 5	V		60		mA	
	Oulput Short-OrCult Ourrent		Source current, VBAT	T <u>≥</u> 2V	10	30	100	μΑ	

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.4V to +5.5V, V_{BATT} = +3.0V, T = V_{CC}, reset not asserted, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CC	MIN	ТҮР	MAX	UNITS	
RESET IN (MAX6368 only)	•	•		•			
RESET IN Threshold	V _{RTH}			1.185	1.235	1.285	V
RESET IN Leakage Current					±0.01	±25	nA
RESET IN to Reset Delay		$V_{OD} = 50 \text{mV}, \text{RESE}$	T IN falling		1.5		μs
CHIP-ENABLE GATING							
CE IN Leakage Current		Reset asserted	Reset asserted			±1	μA
\overline{CE} IN to \overline{CE} OUT Resistance		Reset not asserted (Note 4)			20	100	Ω
CE OUT Short-Circuit Current		Reset asserted, CE	OUT = 0		0.75	2.0	mA
CE IN to CE OUT Propagation		50 $Ω$ source,	$V_{CC} = 4.75V$		1.5	7	
Delay		$C_{LOAD} = 50 pF$	V _{CC} = 3.15V		2	9	ns
		$V_{CC} = 5V, V_{CC} \ge V_{BATT}, I_{SOURCE} = 100 \mu A$		$0.8 \times V_{CC}$			
CE OUT Output Voltage High		$V_{CC} = 0, V_{BATT} \ge 2$	$V_{CC} = 0$, $V_{BATT} \ge 2.2V$, $I_{SOURCE} = 1\mu A$				V
Reset-to-CE OUT Delay					12		μs

Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$. Limits over temperature are guaranteed by design.


Note 2: VBATT can be 0 anytime, or V_{CC} can go down to 0 if V_{BATT} is active (except at startup).

Note 3: RESET is pulled up to OUT. Specifications apply for OUT = V_{CC} or OUT = BATT.

Note 4: The chip-enable resistance is tested with $V_{CC} = V_{TH(MAX)}$ and $\overline{CE} IN = V_{CC} / 2$.


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ MAX6368 MAX6368 **RESET IN TO RESET PROPAGATION DELAY CHIP-ENABLE PROPAGATION DELAY RESET IN THRESHOLD** vs. TEMPERATURE vs. CE OUT LOAD CAPACITANCE vs. TEMPERATURE 1.236 5 $V_{OD} = 50 \text{mV}$ $\overline{\text{CE}}$ IN = 0 TO V_{CC} 2.8 DRIVER SOURCE IMPEDANCE = 50Ω 4 2.5 PROPAGATION DELAY (µs) PROPAGATION DELAY (ns) $V_{CC} = 3V$ 2.2 3 () High 1.235 1.9 2 $V_{CC} = 5V$ 1.6 1 1.3 1.234 0 1.0 80 50 -40 -20 0 20 40 60 -40 -20 0 20 40 60 80 0 100 150 200 TEMPERATURE (°C) TEMPERATURE (°C) CLOAD (pF) MAX6366 **CE** IN TO **CE** OUT ON-RESISTANCE WATCHDOG TIMEOUT PERIOD vs. TEMPERATURE vs. TEMPERATURE 25 2.0 1.9 $\overline{\mathsf{CE}}$ IN TO $\overline{\mathsf{CE}}$ OUT ON-RESISTANCE (Ω) WATCHDOG TIMEOUT PERIOD (s) 1.8 20 $V_{CC} = 3.0V$ 1.7 15 1.6 1.5

1.4 1.3

1.2

1.1

1.0

-40 -20 0

20 40

TEMPERATURE (°C)

Typical Operating Characteristics (continued)



 $V_{CC} = 5.0V$

 $V_{BATT} = 0$

60 80

10

5

0

-40 -20

 $V_{CC} = 5.0V$

 $V_{\overline{CE} | N} = V_{CC}/2$

0 20 40 60 80


TEMPERATURE (°C)

 $V_{BATT} = 0$

MAX6365-MAX6368

_Pin Description

PIN	NAME	FUNCTION
	RESET	Active-High Reset Output. RESET asserts high continuously when V _{CC} is below the reset threshold (V _{TH}), $\overline{\text{MR}}$ is low, or RESET IN is low. It asserts in pulses when the internal watchdog times out. RESET remains asserted for the reset timeout period (t _{RP}) after V _{CC} rises above the reset threshold, after the manual reset input goes from low to high, after RESET IN goes high, or after the watchdog triggers a reset event. RESET is an open-drain active-high reset output.
1	RESET	Active-Low Reset Output. RESET asserts low continuously when V _{CC} is below the reset threshold (V _{TH}), the manual reset input is low, or RESET IN is low. It asserts low in pulses when the internal watchdog times out. RESET remains asserted low for the reset timeout period (t _{RP}) after V _{CC} rises above the reset threshold, after the manual reset input goes from low to high, after RESET IN goes high, or after the watchdog triggers a reset event. The MAX636_L is an active-low pushpull output, while the MAX636_P is an active-low open-drain output.
2	CE IN	Chip-Enable Input. The input to chip-enable gating circuitry. Connect to GND or OUT if not used.
3	GND	Ground
	MR	$\begin{array}{ c c c c c c } \hline \textbf{MAX6365} & \text{Manual-Reset Input. Maintaining logic low on $\overline{\text{MR}}$ asserts a reset. Reset output remains asserted as long as $\overline{\text{MR}}$ is low and for the reset timeout period (t_{\text{RP}}) after $\overline{\text{MR}}$ transitions from low to high. Leave unconnected, or connect to V_{CC} if not used. $\overline{\text{MR}}$ has an internal $20 \ensuremath{\Omega}\Omega$ pullup to V_{CC}.} \end{array}$
4	WDI	MAX6366 Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period (t _{WD}), the internal watchdog timer runs out and a reset pulse is triggered for the reset timeout period (t _{RP}). The internal watchdog clears whenever reset asserts or whenever WDI sees a rising or falling edge (Figure 2).
	BATT ON	MAX6367 Battery-On Output. BATT ON goes high when in battery-backup mode.
	RESET IN	$\label{eq:MAX6368} \begin{array}{l} \text{Reset Input. When RESET IN falls below 1.235V, reset asserts. Reset output remains asserted as long as RESET IN is low and for at least t_{RP} after RESET IN goes high. \end{array}$
5	V _{CC}	Supply Voltage, 1.2V to 5.5V. Reset asserts when V _{CC} drops below the reset threshold voltage (V _{TH}). Reset remains asserted until V _{CC} rises above V _{TH} and for at least t _{RP} after V _{CC} rises above V _{TH} .
6	OUT	Output. OUT sources from V_{CC} when not in reset and from the greater of V_{CC} or BATT when V_{CC} is below the reset threshold.
7	BATT	Backup-Battery Input. When V _{CC} falls below the reset threshold, OUT switches to BATT if V _{BATT} is 20mV greater than V _{CC} . When V _{CC} rises 20mV above V _{BATT} , OUT switches to V _{CC} . The 40mV hysteresis prevents repeated switching if V _{CC} falls slowly.
8	CE OUT	Chip-Enable Output. \overline{CE} OUT goes low only when \overline{CE} IN is low and reset is not asserted. If \overline{CE} IN is low when reset is asserted, \overline{CE} OUT will stay low for 12µs (typ) or until \overline{CE} IN goes high, whichever occurs first.



Detailed Description

The *Typical Operating Circuit* shows a typical connection for the MAX6365–MAX6368. OUT powers the static random-access memory (SRAM). If V_{CC} is greater than the reset threshold (V_{TH}), or if V_{CC} is lower than V_{TH} but higher than V_{BATT}, V_{CC} is connected to OUT. If V_{CC} is lower than V_{TH} and V_{CC} is less than V_{BATT}, BATT is connected to OUT. OUT supplies up to 150mA from V_{CC}. In battery-backup mode, an internal MOSFET connects the backup battery to OUT. The on-resistance of the MOSFET is a function of backup-battery voltage and is shown in the BATT-to-OUT On-Resistance vs. Temperature graph in the *Typical Operating Characteristics*.

Chip-Enable Signal Gating

The MAX6365–MAX6368 provide internal gating of CE signals to prevent erroneous data from being written to

CMOS RAM in the event of a power failure. During normal operation, the \overline{CE} gate is enabled and passes all \overline{CE} transitions. When reset asserts, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. All of these devices use a series transmission gate from \overline{CE} IN to \overline{CE} OUT. The 2ns propagation delay from \overline{CE} IN to \overline{CE} OUT allows the devices to be used with most µPs and high-speed DSPs.

During normal operation, \overline{CE} IN is connected to \overline{CE} OUT through a low on-resistance transmission gate. This is valid when reset is not asserted. If \overline{CE} IN is high when reset is asserted, \overline{CE} OUT remains high regardless of any subsequent transitions on \overline{CE} IN during the reset event.

If \overline{CE} IN is low when reset is asserted, \overline{CE} OUT is held low for 12µs to allow completion of the read/write operation (Figure 1). After the 12µs delay expires, the \overline{CE}



OUT goes high and stays high regardless of any subsequent transitions on \overline{CE} IN during the reset event. When \overline{CE} OUT is disconnected from \overline{CE} IN, \overline{CE} OUT is actively pulled up to OUT.

The propagation delay through the chip-enable circuitry depends on both the source impedance of the drive to \overline{CE} IN and the capacitive loading at \overline{CE} OUT. The chip-enable propagation delay is production tested from the 50% point of \overline{CE} IN to the 50% point of \overline{CE} OUT, using a 50 Ω driver and 50pF load capacitance. Minimize the capacitive load at \overline{CE} OUT to minimize propagation delay, and use a low-output-impedance driver.

Backup-Battery Switchover

In a brownout or power failure, it may be necessary to preserve the contents of the RAM. With a backup battery installed at BATT, the MAX6365–MAX6368 automatically switch the RAM to backup power when V_{CC} falls. The MAX6367 has a BATT ON output that goes high in battery-backup mode. These devices require two conditions before switching to battery-backup mode:

1) V_{CC} must be below the reset threshold.

2) VCC must be below VBATT.

Table 1 lists the status of the inputs and outputs in battery-backup mode. The devices do not power up if the only voltage source is on BATT. OUT only powers up from V_{CC} at startup.

Table 1. Input and Output Status inBattery-Backup Mode

PIN	STATUS
Vcc	Disconnected from OUT
OUT	Connected to BATT
	Connected to OUT. Current drawn from
BATT	the battery is less than $1\mu A$ (at V _{BATT} =
	2.8V, excluding I_{OUT}) when $V_{CC} = 0$.
RESET/RESET	Asserted
BATT ON	High state
MR, RESET IN, CE IN, WDI	Inputs ignored
CE OUT	Connected to OUT

Manual Reset Input (MAX6365 Only)

Many μ P-based products require manual reset capability, allowing the user or external logic circuitry to initiate a reset. For the MAX6365, a logic low on MR asserts reset. Reset remains asserted while MR is low and for a minimum of 150ms (t_RP) after it returns high. MR has an internal 20k Ω pullup resistor to V_{CC}. This input can be driven with TTL/CMOS logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual reset function; external debounce circuitry is not required. If MR is driven from long cables or the device is used in a noisy environment, connect a 0.1 µF capacitor from MR to GND to provide additional noise immunity.




Figure 1. Reset and Chip-Enable Timing




Figure 2. MAX6366 Watchdog Timeout Period and Reset Active Time

Watchdog Input (MAX6366 Only)

The watchdog monitors μ P activity through the watchdog input (WDI). If the μ P becomes inactive, reset asserts. To use the watchdog function, connect WDI to a bus line or μ P I/O line. A change of state (high to low, low to high, or a minimum 100ns pulse) resets the watchdog timer. If WDI remains high or low for longer than the watchdog timeout period (t_{WD}), the internal watchdog timer runs out and a reset pulse is triggered for the reset timeout period (t_{RP}). The internal watchdog timer clears whenever reset asserts or whenever WDI sees a rising or falling edge. If WDI remains in either a high or low state, a reset pulse asserts periodically after every t_{WD} (Figure 2).

BATT ON Indicator (MAX6367 Only)

BATT ON is a push-pull output that drives high when in battery-backup mode. BATT ON typically sinks 3.2mA at 0.1V saturation voltage. In battery-backup mode, this terminal sources approximately 10µA from OUT. Use BATT ON to indicate battery-switchover status or to supply base drive to an external pass transistor for higher current applications (Figure 3).

RESET IN Comparator (MAX6368 Only)

RESET IN is compared to an internal 1.235V reference. If the voltage at RESET IN is less than 1.235V, reset asserts. Use the RESET IN comparator as an undervoltage detector to signal a failing power supply or as a secondary power-supply reset monitor.

To program the reset threshold (VRTH) of the secondary power supply, use the following (see *Typical Operating Circuit*):

$V_{\text{RTH}} = V_{\text{REF}} (\text{R1} / \text{R2} + 1)$

where $V_{REF} = 1.235V$. To simplify the resistor selection, choose a value for R2 and calculate R1:

$R1 = R2 [(V_{RTH} / V_{REF}) - 1]$

Since the input current at RESET IN is 25nA (max), large values (up to 1M Ω) can be used for R2 with no significant loss in accuracy. For example, in the *Typical Operating Circuit*, the MAX6368 monitors two supply voltages. To monitor the secondary 5V logic or analog supply with a 4.60V nominal programmed reset threshold, choose R2 = 100k Ω , and calculate R1 = 273k Ω .

Reset Output

A μ P's reset input starts the μ P in a known state. The MAX6365–MAX6368 μ P supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET is guaranteed to be a logic low or logic high, depending on the device chosen (see the *Ordering Information*). RESET or RESET asserts when V_{CC} is below the reset threshold and for at least 150ms (t_{RP}) after V_{CC} rises above the reset threshold. RESET or RESET also asserts when MR is low (MAX6365) and when RESET IN is less than 1.235V (MAX6368). The MAX6366 watch-dog function will cause RESET (or RESET) to assert in pulses following a watchdog timeout (Figure 2).

Applications Information

Operation Without a Backup Power Source

The MAX6365–MAX6368 provide battery-backup functions. If a backup power source is not used, connect BATT to GND and OUT to $V_{CC}.$

Watchdog Software Considerations

One way to help the watchdog timer monitor the software execution more closely is to set and reset the watchdog at different points in the program rather than pulsing the watchdog input periodically. Figure 4 shows a flow diagram in which the I/O driving the



watchdog is set low in the beginning of the program, set high at the beginning of every subroutine or loop, and set low again when the program returns to the beginning. If the program should hang in any subroutine, the problem would be quickly corrected.

Replacing the Backup Battery

When V_{CC} is above V_{TH} , the backup power source can be removed without danger of triggering a reset pulse. The device does not enter battery-backup mode when V_{CC} stays above the reset threshold voltage.

Negative-Going V_{CC} Transients

These supervisors are relatively immune to short-duration, negative-going V_{CC} transients. Resetting the μ P when V_{CC} experiences only small glitches is usually not desirable.

The *Typical Operating Characteristics* section has a Maximum Transient Duration vs. Reset Threshold Overdrive graph for which reset is not asserted. The graph was produced using negative-going V_{CC} pulses,

starting at V_{CC} and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negative-going V_{CC} transient can typically have without triggering a reset pulse. As the amplitude of the transient increases (i.e., goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts for 30µs will not trigger a reset pulse.

A 0.1 μ F bypass capacitor mounted close to the V_{CC} pin provides additional transient immunity.




Figure 3. MAX6367 BATT ON Driving an External Pass Transistor




Figure 4. Watchdog Flow Diagram

Reset Threshold Ranges

	RESET T	RESET THRESHOLD RANGES (V)					
SUFFIX	MIN	TYP	MAX				
46	4.50	4.63	4.75				
44	4.25	4.38	4.50				
31	3.00	3.08	3.15				
29	2.85	2.93	3.00				
26	2.55	2.63	2.70				
23	2.25	2.32	2.38				

Device Marking Codes


PART	TOP MARK	PART	TOP MARK	PART	TOP MARK
MAX6365LKA23	AAAM	MAX6366PKA23	AABK	MAX6367HKA23	AACI
MAX6365LKA26	AAAL	MAX6366PKA26	AABJ	MAX6367HKA26	AACH
MAX6365LKA29*	AAAK	MAX6366PKA29*	AABI	MAX6367HKA29	AACG
MAX6365LKA31	AAAJ	MAX6366PKA31	AABH	MAX6367HKA31	AACF
MAX6365LKA44	AAAI	MAX6366PKA44	AABG	MAX6367HKA44	AACE
MAX6365LKA46*	AAAH	MAX6366PKA46*	AABF	MAX6367HKA46*	AACD
MAX6365PKA23	AAAS	MAX6366HKA23	AABQ	MAX6368LKA23	AACO
MAX6365PKA26	AAAR	MAX6366HKA26	AABP	MAX6368LKA26	AACN
MAX6365PKA29*	AAAQ	MAX6366HKA29	AABO	MAX6368LKA29*	AACM
MAX6365PKA31	AAAP	MAX6366HKA31	AABN	MAX6368LKA31	AACL
MAX6365PKA44	AAAO	MAX6366HKA44	AABM	MAX6368LKA44	AACK
MAX6365PKA46*	AAAN	MAX6366HKA46*	AABL	MAX6368LKA46*	AACJ
MAX6365HKA23	AAAY	MAX6367LKA23	AABW	MAX6368PKA23	AACU
MAX6365HKA26	AAAX	MAX6367LKA26	AABV	MAX6368PKA26	AACT
MAX6365HKA29	AAAW	MAX6367LKA29*	AABU	MAX6368PKA29*	AACS
MAX6365HKA31	AAAV	MAX6367LKA31	AABT	MAX6368PKA31	AACR
MAX6365HKA44	AAAU	MAX6367LKA44	AABS	MAX6368PKA44	AACQ
MAX6365HKA46*	AAAT	MAX6367LKA46*	AABR	MAX6368PKA46*	AACP
MAX6366LKA23	AABE	MAX6367PKA23	AACC	MAX6368HKA23	AADA
MAX6366LKA26	AABD	MAX6367PKA26	AACB	MAX6368HKA26	AACZ
MAX6366LKA29*	AABC	MAX6367PKA29*	AACA	MAX6368HKA29	AACY
MAX6366LKA31	AABB	MAX6367PKA31	AABZ	MAX6368HKA31	AACX
MAX6366LKA44	AABA	MAX6367PKA44	AABY	MAX6368HKA44	AACW
MAX6366LKA46*	AAAZ	MAX6367PKA46*	AABX	MAX6368HKA46*	AACV


*These standard versions are available in small quantities through Maxim Distribution. Sample stock is generally held on standard versions only. Contact factory for availability of nonstandard versions.

Selector Guide

PART	MANUAL RESET INPUT	WATCH- DOG INPUT	BATT ON	RESET IN	RESET PUSH- PULL	RESET OPEN- DRAIN	RESET OPEN- DRAIN	CHIP- ENABLE GATING
MAX6365LKA	✓				✓			✓
MAX6365PKA	✓					✓		✓
MAX6365HKA	✓						~	✓
MAX6366LKA		~			✓			✓
MAX6366PKA		✓				✓		✓
MAX6366HKA		✓					✓	✓
MAX6367LKA			✓		✓			✓
MAX6367PKA			✓			~		✓
MAX6367HKA			✓				✓	✓
MAX6368LKA				✓	✓			✓
MAX6368PKA				✓		✓		✓
MAX6368HKA				~			✓	~

Pin Configurations (continued)






Chip Information

TRANSISTOR COUNT: 729 PROCESS: CMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

© 2005 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.

15