# FAIRCHILD

SEMICONDUCTOR

# NC7ST32 TinyLogic<sup>™</sup> HST 2-Input OR Gate

## **General Description**

The NC7ST32 is a single 2-Input high performance CMOS OR Gate, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both inputs and output with respect to the  $V_{CC}$  and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible inputs facilitate TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with  $^{\prime}_{2}$  the output current drive of HC/HCT.

## Features

■ Space saving SOT23 or SC70 5-lead package

February 1997

Revised April 2002

- Ultra small MIcroPak<sup>™</sup> leadless package
- High Speed;  $t_{PD}$  <7 ns typ,  $V_{CC}$  = 5V,  $C_L$  = 15 pF
- $\blacksquare$  Low Quiescent Power; I\_{CC} <1  $\mu A$  typ, V\_{CC} = 5.5V
- Balanced Output Drive; 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- TTL-compatible inputs

# is typ, V<sub>i</sub> er; I<sub>CC</sub> <1 ve; 2 mA

# **Ordering Code:**

Order	Package	Product Code	Package Description	Supplied As
Number	Number	Top Mark	l ackage Description	Supplied AS
NC7ST32M5X	MA05B	8S32	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7ST32P5X	MAA05A	T32	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7ST32L6X	MAC06A	D7	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel


Logic Symbol




## **Pin Descriptions**

Pin Names	Description				
А, В	Inputs				
Y	Output				
NC	No Connect				


### **Function Table**







#### Pad Assignments for MicroPak



#### (Top Thru View)

TinyLogic<sup>™</sup> and MIcroPak<sup>™</sup> are trademarks of Fairchild Semiconductor Corporation.

© 2002 Fairchild Semiconductor Corporation DS012184

www.fairchildsemi.com

# Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	C
DC Input Diode Current (IIK)		Sı
$V_{IN} < -0.5V$	–20 mA	In
$V_{IN} \ge V_{CC} + 0.5V$	+20 mA	0
DC Input Voltage (V <sub>IN</sub> )	–0.5V to V <sub>CC</sub> +0.5V	O
DC Output Diode Current (I <sub>OK</sub> )		In
$V_{OUT} < -0.5V$	–20 mA	
$V_{OUT} > V_{CC} + 0.5V$	+20 mA	Tł
Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> +0.5V	
DC Output Source or Sink		
Current (I <sub>OUT</sub> )	±12.5 mA	
DC $V_{CC}$ or Ground Current per		
Supply Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±25 mA	
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C	
Junction Temperature (T <sub>J</sub> )	150°C	Not
Lead Temperature (T <sub>L</sub> );		age with
(Soldering, 10 seconds)	260°C	pow
Power Dissipation (P <sub>D</sub> ) @+85°C		doe tion
SOT23-5	200 mW	Not
SC70-5	150 mW	

# Recommended Operating

Conditions (Note 2) Supply Voltage 4.5V-5.5V nput Voltage (V<sub>IN</sub>)  $0V-V_{CC}$  $0V-V_{CC}$ Output Voltage (V<sub>OUT</sub>)  $-40^\circ C$  to  $+85^\circ C$ Dperating Temperature (T<sub>A</sub>) nput Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)  $V_{CC} = 5.0V$ 0–500 ns hermal Resistance ( $\theta_{JA}$ ) 300°C/W SOT23-5 SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Gymbol	rarameter	(V)	Min	Тур	Max	Min	Max	Onita	Conditions
VIH	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V	
VIL	LOW Level Input Voltage	4.5-5.5			0.8		0.8	V	
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH} = -20 \ \mu A$ , $V_{IN} = V_{IH}$
		4.5	4.18	4.35		4.13		V	$I_{OH} = -2 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL} = 20 \ \mu A$ , $V_{IN} = V_{IL}$
		4.5		0.10	0.26		0.33	V	$I_{OL} = 2 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
I <sub>CC</sub>	Quiescent Supply Current	5.5			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ or GND
ICCT	I <sub>CC</sub> per Input	5.5			2.0		2.9	mA	One Input $V_{IN} = 0.5V$ or 2.4V,
									Other Input V <sub>CC</sub> or GND

Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Fig. No.
			Min	Тур	Max	Min	Max	Units	conditions	Fig. No.
t <sub>PLH</sub> ,	Propagation Delay	5.0		4.3	12			ns	C <sub>L</sub> = 15 pF	
t <sub>PHL</sub>		5.0		6.1	17			115		
		4.5		6.5	16		20			Figures
		4.5		12.0	27		31	ns	C <sub>L</sub> = 50 pF	1, 3
		5.5		5.4	14		18			
		5.5		10.7	26		30			
t <sub>TLH</sub> ,	Output Transition Time	5.0		4	10			ns	$C_L = 15 \text{ pF}$	_
t <sub>THL</sub>	L	4.5		11	25		31	-	C <sub>L</sub> = 50 pF	Figures 1, 3
		5.5		10	21		26	ns		
CIN	Input Capacitance	Open		2	10			pF		
CPD	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2


Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to I<sub>CCD</sub> dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CCstatic}).$ 

# AC Loading and Waveforms




 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz,  $t_w$  = 500 ns


FIGURE 1. AC Test Circuit





Input = AC Waveform; PRR = Variable; Duty Cycle = 50% FIGURE 2. I<sub>CCD</sub> Test Circuit




www.fairchildsemi.com










www.fairchildsemi.com



www.fairchildsemi.com

8